

The Scalable Communications Core: A Multi-Core Wireless Baseband Prototype

Dr. Anthony (Tony) Chun
DSP Architect
Wireless Communications Lab
Corporate Technology Group
Intel Corporation
anthony.l.chun@intel.com

IEEE SCV Signal Processing Society, Feb. 9, 2009

Agenda

- Introduction
- Motivation
- Architecture
- Programming
- Test Chip
- Implementation Examples
- Learnings
- Summary

Introduction

- What is the Scalable Communications Core?
 - Flexible baseband
 - Supports multiple communication standards
 - Multi-core DSP
 - Heterogeneous coarse-grained accelerators
 - NoC interconnect
- Contributions
 - Developed area and energy-efficient architecture
 - Developed programming technology
 - Taped out first test chip
 - Validated WiFi and WiMAX
 - Mapped components of Bluetooth, DVB-H and GPS

Why is this work interesting?

- Intersection of several disciplines
 - Communications
 - Signal Processing
 - Algorithms
 - Architecture
 - On chip interconnect
 - Programming tools

Agenda


- Introduction
- Motivation
- Architecture
- Programming
- Test Chip
- Implementation Examples
- Learnings
- Summary

Motivation: Too Many Radios in Future Platforms

Vision: Connectivity anytime, anywhere to any network

Problems:

- Large Form factor
- Many SKUs
- RF interference



Agenda

- Introduction
- Motivation
- Architecture
- Programming
- Test Chip
- Implementation Examples
- Learnings
- Summary


SCC Architecture Overview

- Heterogeneous coarse-grained Processing Elements
 - Each is programmable within its domain
 - Support for multiple threads within PEs
 - Stream processing
 - Distributed memory
- Network-on-Chip (NoC) interconnect
 - Packet-based
 - Direct connection to nearest neighbors
 - Stringent latency requirements
- Data-driven distributed control
 - Control embedded within packet header
 - Microcontroller is used only for low rate configuration

Flexibility Tradeoffs

- Flexible architecture trades three vectors
- ASIC: low flexibility, low power, small area
- Digital Signal Processor (DSP): high flexibility, high power, medium area
- FPGA: high flexibility, high power, large area
- SCC: medium flexibility, medium power, small area

For multiple basebands




Conceptual

Flexibility Tradeoffs

- Flexible architecture trades three vectors
- ASIC: low flexibility, low power, small area
- Digital Signal Processor (DSP): high flexibility, high power, medium area
- FPGA: high flexibility, high power, large area
- SCC: medium flexibility, medium power, small area

For multiple basebands




Conceptual

Flexibility Tradeoffs

- Flexible architecture trades three vectors
- ASIC: low flexibility, low power, small area
- Digital Signal Processor (DSP): high flexibility, high power, medium area
- FPGA: high flexibility, high power, large area
- SCC: medium flexibility, medium power, small area

For multiple basebands




Conceptual

Flexibility Tradeoffs

- Flexible architecture trades three vectors
- ASIC: low flexibility, low power, small area
- Digital Signal Processor (DSP): high flexibility, high power, medium area
- FPGA: high flexibility, high power, large area
- SCC: medium flexibility, medium power, small area

For multiple basebands




Conceptual

Flexibility Tradeoffs

- Flexible architecture trades three vectors
- ASIC: low flexibility, low power, small area
- Digital Signal Processor (DSP): high flexibility, high power, medium area
- FPGA: high flexibility, high power, large area
- SCC: medium flexibility, medium power, small area
- ✓ SCC solution offers best combination of energy efficiency, area efficiency and flexibility

For multiple basebands



Conceptual

Observation: Many Commonalities Between Wireless Standards

Algorithm	WiFi	WiMax	3G	DVB-T	UWB	60GHz
FIR / IIR	√	√	√	√	√	√
Correlation	√	√	√	√	√	√
Spreading			√			
FFT	√	√		√	√	√
Channel Estimation	√	√	√	√	√	√
QAM Mapping	√	√	√	√	√	√
Interleaving	√	√	√	√	√	√
Convolutional Coding	√	√	√	√	√	√
Turbo Coding		√	√			
Reed-Solomon Coding		√		√	√	√
Randomization	√	√	√	√	√	√
CRC	√	√	√		√	√


Wireless standards share many of the same DSP algorithms



Architecture Considerations

- Large superset of protocols, but only a few are active concurrently
- Complex control procedures with strict timing requirements
- Pipelined data flow through protocol stack
- Must support variable data block sizes
- Must be able to constrain timing jitter and latency


Solution: Heterogeneous Processors on a 3-ary 2-cube NoC



- Heterogeneous Processing Elements
 - Digital Front End (DFE)
 - Data-Stream Processing Engine (DPE)
 - Interleaving (ILV)
 - High-Speed Viterbi (HSV)
 - Low Power Viterbi (LPV)
 - Turbo-Decoder (TD)
 - Convolutional Coder (CC)
 - Reed-Solomon Decode (RSD)
 - Reed-Solomon Encode (RSE)
- 3-ary 2-cube NoC Data Plane
- 32-bit ARC™ RISC Processor
- 32-bit OCP™ Control Plane
- PLME Mailboxes

Solution: Scalable Communications Core

A Baseband Processor for WiFi, WiMAX, and DVB Multi-radio




- Heterogeneous Processing Elements
 - Digital Front End (DFE)
 - Data-Stream Processing Engine (DPE)
 - Interleaving (ILV)
 - High-Speed Viterbi (HSV)
 - Low Power Viterbi (LPV)
 - Turbo-Decoder (TD)
 - Convolutional Coder (CC)
 - Reed-Solomon Decoder (RSD)
 - Reed-Solomon Encoder (RSE)
- 3-ary 2-cube NoC Data Plane
- 32-bit OCP™ Control Plane
- PLME Mailboxes
- 32-bit ARC™ RISC Processor

Heterogeneous Processing Elements on 3-ary 2-cube NoC




Data Stream Processing Element

- 16-bit microcontroller (StackCore)
 - ❑ Configuration
 - ❑ Micro/Macro-sequencing
 - ❑ Scalar arithmetic
 - ❑ Programmed using C or assembly
- Complex DSP machine (EngineCore)
 - ❑ Highly reconfigurable data path
 - ❑ Crossbar connections
 - ❑ Complex mult, add, sub, shift, round, sat, trunc, conj.
 - ❑ Split VLIW microcode –
 - ✓ Long Configuration Words
 - ✓ Long Address Words
 - ❑ Address Generators
 - ❑ Stream programming model



Reed-Solomon Decoding


- Maximum throughput
 - ❑ 84.2Mbps ATSC
 - ❑ 105.8Mbps DVB-H (PHY)
 - ❑ 22.9Mbps DVB-H (MPE)
- Up to 4 resident configurations
 - ❑ $GF(2^m)$; $m \leq 8$
 - ❑ $T \leq 32$
 - ❑ $g(x) = (x+1)(x+a)\dots(x+a^{2^T-1})$
 - ❑ $p(x) = c_0x^m + c_1x^{m-1}\dots c_{m-1}x + 1$
- Up to 4 simultaneous streams
- Example supported standards:
 - ❑ ATSC
 - ❑ DVB-H
 - ❑ 802.16de
 - ❑ ITU-T J.83
- Integrated clock gating
- Fine grained power management



Opportunity: Radio Composition using Shared Resources

- Smaller – reduce redundancy by sharing resources
- More Energy Efficient – reduced redundancy equates to lower leakage
- Scalable – can easily add new processing elements to cover emerging standards
- Wider Roaming – can compose radios on-the-fly based on signals detected in the air
- Improved Coexistence – wider array of future interference mitigation and coordination options
- Potential Time to Market Reduction – future drag and drop methodology for building a multi-radio baseband processor using well characterized processing elements on a flexible and scalable interconnect

Dataflow & Resource Sharing: WiFi vs. Mobile WiMax TX Case




Mobile WiMAX

WiFi



Dataflow & Resource Sharing: Fixed WiMAX vs. DVB RX Case




Fixed WiMAX

DVB




Distributed Memory


DSP + FEC
Memory Bandwidth




DSP alone
Memory Bandwidth



Number of Ports vs. Clock Frequency



Number of Ports vs. Clock Frequency




Shared memory not practical – distributed memory required for bandwidth.





Interconnect Considerations

Power vs. Flexibility




NoC provides lowest power with maximum flexibility


3-ary 2-cube
NoC



Full Matrix (shared bus)



Split Matrix (segmented bus)




Sparse Matrix

NoC Issues


- Latency – caused by multiple streams contending for a shared interconnect
- Jitter – caused by time division multiplexing with variations in workload

Using Fragmentation to Constrain Latency

Excessive Latency Imposed on Stream #1 by Stream #2



Latency Reduced with Fragmentation




Using Time Division Multiplexing to Share Interconnect Segments


DSP blocks for transfer

Multiplexed fragments


Demultiplexed DSP blocks



Using Timestamps to Constrain Jitter



Data Driven Processing: Using a System of Tags to form Linked Lists



NoC Performance Requirements


Worst Case NoC Throughput:
(RX coded soft-bits @8 bits/soft-bit)

Protocol	Throughput (Mbps)
802.11n	1248
802.16e	336
DVB	314
per channel (aggregate)	1898


Worst Case NoC Latency:
(802.11n SIFS timing budget)

Budget	Latency (μ s)
802.11n SIFS	16.0
MAC Budget	6.0
PHY Budget	10.0
PE Budget	5.8
NoC Budget	4.2
per channel (7 hops)	0.6

Dimension Order Minimal Routing Satisfies Throughput Requirement



Latency is Constrained by Packet Size Not by Choice of Routing Algorithm



Agenda

- Introduction
- Motivation
- Architecture
- Programming
- Test Chip
- Implementation Examples
- Learnings
- Summary

Programming Technology Challenges


- Vision: program the architecture as if it was a single DSP
 - We are not there yet
- Programming of heterogeneous accelerators
 - Degree of programmability varies i.e. DPE is more programmable than Viterbi decoder
 - Compilers for DPE and ILVPE
 - Other PEs are configured via registers
- Parallel programming model is in progress

Programming SCC

- Map algorithms
- Code algorithms
- Build
- Debug
- Simulate
- Profile

PPL (Parallel Programming Language)
describes protocol mapping


Mapping of 802.11n Rx



Programming SCC


- Map algorithms
- Code algorithms
- Build
- Debug
- Simulate
- Profile

PPL (Parallel Programming Language)
describes protocol mapping




Programming SCC

- Map algorithms




DFE



Programming SCC


- Map algorithms
- Code algorithms
- Build
- Debug
- Simulate
- Profile

PPL (Parallel Programming Language)
describes protocol mapping



Programming SCC

- Map algorithms




Programming SCC

- Map algorithms
- Code algorithms
- Build
- Debug
- Simulate
- Profile


PPL (Parallel Programming Language)
describes protocol mapping

ILVPE




Programming SCC

- Map algorithms




ILVPE



Programming SCC




- Map algorithms
- Code algorithms
- Build
- Debug
- Simulate
- Profile

PPL (Parallel Programming Language)
describes protocol mapping



Programming SCC

- Map algorithms




Programming SCC

- Map algorithms
- Code algorithms
- Build
- Debug
- Simulate
- Profile



PPL (Parallel Programming Language)
describes protocol mapping

CCPE




Programming SCC

- Map algorithms



CCPE




Programming SCC

- Map algorithms
- Code algorithms
- Build
- Debug
- Simulate
- Profile




PPL (Parallel Programming Language)
describes protocol mapping

ARC



Programming SCC

- Map algorithms




Programming SCC

Algorithms mapped to PEs

- Map algorithms
- Code algorithms
- Build
- Debug
- Simulate
- Profile



PPL (Parallel Programming Language)
describes protocol mapping



Programming SCC


Algorithms mapped to PEs

- Map algorithms



Programming SCC


- Map algorithms
- Code algorithms
- Build
- Debug
- Simulate
- Profile



DPE configuration for 64 pt radix-4 FFT

Programming SCC

- Map algorithms
- Code algorithms
- Build
- Debug
- Simulate
- Profile



DPE Example: FFT




Programming SCC

- Map algorithms
- Code algorithms
- Build
- Debug
- Simulate
- Profile

```
selector[iter:16] dataSelector1[index:4] = {{  
iter + index * 16}};
```

Data stream
Programming
Language



DPE Example: FFT




Programming SCC

- Map algorithms
- Code algorithms
- Build
- Debug
- Simulate
- Profile

```
selector[iter:16] dataSelector1[index:4] = {{  
iter + index * 16}};
```

Data stream
Programming
Language

```
selector[iter:16] dataSelector2[index:4] =  
{{(iter%4) + (iter/4) * 16 + index * 4}};
```



DPE Example: FFT



Programming SCC


- Map algorithms
- Code algorithms
- Build
- Debug
- Simulate
- Profile

```
selector[iter:16] dataSelector1[index:4] = {{  
iter + index * 16}};
```

Data stream
Programming
Language

```
selector[iter:16] dataSelector2[index:4] =  
{{(iter%4) + (iter/4) * 16 + index * 4}};
```

```
selector[iter:16] dataSelector3[index:4] =  
{{iter * 4 + index}};
```




DPE Example: FFT



Programming SCC

- Map algorithms
- Code algorithms
- Build
- Debug
- Simulate
- Profile



```
flow[FFT_SYMBOL_SIZE+GI_LEN] gi_flow( in[FFT_SYMBOL_SIZE] )
{
    // insert guard
    vector gi[FFT_SYMBOL_SIZE+GI_LEN];
    selector[iter : FFT_SYMBOL_SIZE+GI_LEN] sel_gi_in [1] = {{ iter + FFT_SYMBOL_SIZE, in[iter] }};
    selector[iter : FFT_SYMBOL_SIZE+GI_LEN] sel_gi_out[1] = {{ iter }};
    gi[sel_gi_out] = equal(in[sel_gi_in]);

    // windowing
    vector wnd[FFT_SYMBOL_SIZE+GI_LEN];
    vector window_const[WND_SIZE] =
    {
        0x04CC0000, // 0.1500 + I * 0.0000,
        0x10000000, // 0.5000 + I * 0.0000,
        0x1B330000 // 0.8500 + I * 0.0000,
    };

    selector[iter : FFT_SYMBOL_SIZE+GI_LEN - WND_SIZE*2] sel_eq [1] = {{
        wnd[sel_eq] = equal(gi[sel_eq]);

    selector[iter : WND_SIZE*2] sel_wnd [1] = {{ iter < WND_SIZE ? iter : FFT_SYMBOL_SIZE+GI_LEN - WND_SIZE*2 + iter }};
    selector[iter : WND_SIZE*2] sel_wnd_const [1] = {{ iter < WND_SIZE ? iter : FFT_SYMBOL_SIZE+GI_LEN - WND_SIZE*2 + iter }};
    wnd[sel_wnd] = gi_cfg(gi[sel_wnd], window_const[sel_wnd_const]);

    result wnd;
}

// Programs
program protocol_tx_stream0()
{
    vector ifft_result[FFT_SYMBOL_SIZE] = ifft64_flow(input0);
    output0 = gi_flow(ifft_result);
}
```


Programming SCC

- Map algorithms
- Code algorithms
- Build
- Debug
- Simulate
- Profile

The screenshot shows the Eclipse IDE interface for DPL. The main editor displays the following code:

```
configuration[4] DFT4(dx[4], rx[4])
{
    {a0, a1, a2, a3} = conj(dx, rx);
    {b0, b1, b2, b3} = { add(a0, a2), add(a1,
vector ux[] = { add(b0, b1), as(b2,
result bs(ux, 15);
}

flow[VectorSize] fft16(vector data0[VectorSi:
{
vector data1[VectorSize], data2[VectorSi:
vector coeffs0[VectorSize] = { 1 + I * 0
vector coeffs1[VectorSize] = {
    1 + I * 0, 1 + I * 0, 1 + I * 0, 1 +
    1 + I * 0, 0.92388 + I * 0.382683, 0
    1 + I * 0, 0.707107 + I * 0.707107,
    1 + I * 0, 0.382683 + I * 0.92388, -I
};
```

The console window shows the following build output:

```
C-Build [protocol11n]
Building file: ../TX/tx_1.dpl
Invoking: Dpl Compiler
c:/CVSROOT/fccdpl/target/debug/dpc.exe
-I../Common -oTX/ ../TX/tx_1.dpl
Finished building: ../TX/tx_1.dpl
```

The DPL Profile window shows the following table:

Program	Clocks	CFGs
protocol_tx_legacy_stream0	78	2
protocol_tx_legacy_stream1	78	2
protocol_tx_legacy	119	2

Programming SCC

- Map algorithms
- Code algorithms
- Build
- Debug
- Simulate
- Profile


The screenshot shows the DPE Debugger 0.6 interface with several panels:

- CFG Memory:** A table listing memory addresses and their configurations. Address 0004 is highlighted in yellow.
- AGU Memory:** A table listing memory addresses and their configurations. Address 0422 is highlighted in yellow.
- Control Unit:** A table listing control unit parameters and their values. The value for 'cfg_ptr' is 04.
- Architecture:** A panel showing various hardware components like dataMem, coMem, in_swap, ou_swap, X1, X2, Mull0-Mull3, Bs0-Bs3, and Alu0-Alu7.
- Task Queue 0:** A table listing task queue entries with columns for ex, st, rp, gp, mp, dprst, time, agu, and cfg. The entry at index 1 is highlighted in yellow.
- dataMem / coMem:** A table listing memory addresses and their values across different banks.

The status bar at the bottom indicates the debugger is stopped at 221850 ps.

Programming SCC

- Map algorithms
- Code algorithms
- Build
- Debug
- Simulate
- Profile




Agenda

- Introduction
- Motivation
- Architecture
- Programming
- Test Chip
- Implementation Examples
- Learnings
- Summary

Onega Test Chip


- 65nm process
- Taped out in Dec 2007
- Subset of PEs included



Omega Die Photo

5.77 mm

4.26 mm



Silicon Results

- Process technology: 65nm
- Silicon area (excl. pads): 20.75mm²
- Program memory-DPE1, DPE2 and microcontroller:
96+96+32=224kbytes
- Data memory-DPE1, DPE2 and microcontroller:
16+256+8=280kbytes
- Logic gate count: 1.36M
- Supply Voltage: 1.1V Core, 3.3V I/O
- Package: WB-PBGA 31x31 mm
- Signal I/O Count: 332
- Measured Clock frequency: 233MHz
- Paper summarizing power measurements has been submitted to *ISVLSI* 2009

Areas of Processing Elements

Label	Classification	Area mm²
DFE	AGC, resample, filter, detect	3.600
DPE1	64-point FFT/IFFT, chn eq, QAM	2.13
DPE2	8k-point FFT/IFFT, chn eq, QAM	4.69
ILV	puncture, interleave, multiplex	1.57
LPV	Low power Viterbi decoding	0.21
RSD	RS decoding	0.26
RSE	RS encoding	0.09
CCPE	CRC, randomization, coding	0.21
NoC	Interconnect	0.091
ARC	Configuration and control	0.73


Agenda

- Introduction
- Motivation
- Architecture
- Programming
- Test Chip
- Implementation Examples
- Learnings
- Summary


Protocol Implementations (to date)

- 802.11a/n
 - subset of MCSs (limited by Viterbi decoder rate of 54 Mbps) tested on Onega silicon
 - 16 μ s SIFS requirement met
- 802.16e: range of modes validated on Onega silicon
- DVB-H: Rx on RTL simulator
- Bluetooth: modulation and demodulation on DPE simulator
- GPS: code acquisition and tracking on DPE simulator

802.11a High Rate Inter-Symbol Control




802.11a Low Rate Inter-Frame Control



GFSK modulator / demodulator

Modulator (Transmitter)


Choose Tx sampling rate as 8 Ms/s.



Demodulator (Receiver)


Choose Rx sampling rate

Demodulator operates at 200 kbps (goal is 1 Mbps)




GPS Code Acquisition

loop over all satellites (different Gold codes)



Omega Data Flow



Agenda

- Introduction
- Motivation
- Architecture
- Programming
- Test Chip
- Implementation Examples
- Learnings
- Summary

Learnings

- Heterogeneous coarse-grained PE NoC architecture validated as real-time wireless baseband
- Area and power competitive with fixed solutions
- Stream programming model and tools developed
- General parallel programming tool for entire set of PEs remains a goal

Agenda

- Introduction
- Motivation
- Architecture
- Programming
- Test Chip
- Implementation Examples
- Learnings
- Summary

Summary

- We have demonstrated a flexible radio baseband
- Taped out test chip, programmed it, validated and measured power
- Next steps
 - Implement additional protocols
 - Improvements to the architecture
 - Can our learnings be applied to other signal processing applications?

Acknowledgements

Aliaksei Chapyzhenka, Anton Bobkov, Vladimir Pudovkin, Veronica Mikheeva, Alexey Kostyakov, Tatiana Stounina, Victoria Slavinskaya, Mariano Aguirre, Jorge Carballido, Arturo Veloz, David Arditti, Brando Perez Esparza, Victor Rivera Alvarez, Carlos Ornelas, Luis Cuellar, and Edgar Borrayo Sandoval, Jeffrey Hoffman, Thomas Tetzlaff, Frank Carroll, Kyle McCanta, Jenny Chang, Jane Lin, Kapil Gulati, David Bormann, Denise Souza, Kirk Skeba, Ernest Tsui, Inching Chen

Q & A