

# **5.5: A 3.2 to 4GHz, 0.25 $\mu$ m CMOS Frequency Synthesizer for IEEE 802.11a/b/g WLAN**

**Manolis Terrovitis, Michael Mack, Kalwant Singh, and  
Masoud Zargari<sup>1</sup>**

**Atheros Communications, Sunnyvale, California**

**<sup>1</sup> Atheros Communications, Irvine, California**


# Outline

- **System Requirements**
- **Architecture and Circuit Description**
- **Measurements**
- **Conclusions**

# Design Goals

- Tuning Range 3.2 - 4.0 GHz
- Reference Frequencies:  
13.33M, 6.66M, 3.33M, 10M
- Drive LO Buffers at  $f_{VCO}$  and  
I,Q LO Buffers at  $f_{VCO}/2$
- Low Phase Noise
- Low Spurs

# Synthesizer Block Diagram



# Design Choices

## ■ Low VCO gain


- Good VCO phase noise
- Low LPF resistor noise contribution

## ■ High charge pump current



- Low LPF resistor noise contribution
- Low charge pump noise

# Voltage Controlled Oscillator (VCO)

Regulated  $V_{DD}$  (2.5V)




# High-Frequency Divide-by-2



H. Rategh and T. Lee "Superharmonic Injection-Locked Frequency Dividers", *JSSC*, June 1999.

# Adjustable Tuning




## Adjustable C



$$R_p = L\omega Q$$


Equivalent  
parallel  
resistance

## Adjustable L







# Multi-tap Inductors




# Charge Pump



# Programmable Integrated LPF



# 8/8.5 Dual Modulus Divider



J. Craninckx, M. Steyaert "A 1.75-GHz/3-V Dual-Modulus Divide-by-128/129 Prescaler in 0.7- $\mu\text{m}$  CMOS", *JSSC*, July 1996.




# Control Logic

- **Successive approximation search for the 7 bits that control the VCO tuning capacitors**
- **Coarse digital alignment of the feedback clock with the reference clock**
- **Optimize for the control voltage value**
- **Take corrective action when the control voltage drifts out of the acceptable range or when no-lock is detected**

# Measurement Setup


## 802.11a Transmitter



- Measured Phase Noise at RF output is  $\sim 3.5$  dB higher than at the VCO frequency.

# Output Spectrum (1)


$F_o=5.44\text{GHz}$ ,  $F_{\text{ref}}=13.3\text{MHz}$ , ( $S=0$ )






# Output Spectrum (2)

$F_o=5.30\text{GHz}$ ,  $F_{\text{ref}}=13.3\text{MHz}$ , ( $S=9$ )




# Measured Phase Noise (1)

$F_{\text{out}}=5240\text{MHz}$ ,  $F_{\text{ref}}=13.3\text{MHz}$



# Measured Phase Noise (2)


$F_{\text{out}}=5240\text{MHz}$ ,  $F_{\text{ref}}=13.3\text{MHz}$



**VCO Phase Noise: -121 dBc/Hz**

**@ 1MHz offset, 5.24 GHz carrier**


# Measured Phase Noise (3)



# Performance Summary

|   |  |
|---|--|
| <b>Technology</b>   | <b>0.25 <math>\mu\text{m}</math> CMOS, 1P5M, MIM capacitors</b>  |
| <b>Power Dissipation</b>  | <b>93 mW</b>   |
| <b>Area</b>   | <b>1.7 mm<sup>2</sup></b>  |
| <b>Spot Phase Noise</b><br><b><math>F_{\text{out}}= 5240\text{MHz}</math>, <math>F_{\text{ref}}=13.3 \text{ MHz}</math></b>   | <b>-105/-107/-115 dBc/Hz @<br/>10K/100K/1M</b>   |
| <b>Integrated PN (from 1K to 10M)</b><br><b><math>F_{\text{out}}= 5240\text{MHz}</math>, <math>F_{\text{ref}}=13.3 \text{ MHz}</math></b><br><b><math>F_{\text{out}}= 5250\text{MHz}</math>, <math>F_{\text{ref}}=6.66 \text{ MHz}</math></b><br><b><math>F_{\text{out}}= 5745\text{MHz}</math>, <math>F_{\text{ref}}=3.33 \text{ MHz}</math></b> | <b>-45.3 dBc (0.31<math>^\circ</math>)</b><br><b>-43.3 dBc (0.40<math>^\circ</math>)</b><br><b>-40.9 dBc (0.54<math>^\circ</math>)</b> |
| <b>Spurs</b>  | <b>&lt;-64dBc</b>  |
| <b>Settling Time</b>  | <b>&lt;150<math>\mu\text{s}</math></b>   |

# Synthesizer Micrograph



# Conclusions

- **Fully integrated, wideband, 0.25 $\mu$ m CMOS synthesizer**
- **Excellent phase noise, spur performance and settling time**
- **Design highlights:**
  - **On-chip voltage regulation**
  - **Tuning with switching inductors**
  - **Low noise VCO**
  - **Charge pump topology**

# Acknowledgment

**Support of the wireless team at Atheros. In particular D. Weber, S. Mehta, W. Si, B. Kaczynski, H. Dieh and J. Lu.**