

# **20.2: A Dual-band CMOS MIMO Radio SoC for IEEE 802.11n Wireless LAN**

**L. Nathawad<sup>1</sup>, M. Zargari<sup>1</sup>, H. Samavati<sup>2</sup>, S. Mehta<sup>2</sup>, A. Kheirkhahi<sup>1</sup>, P. Chen<sup>1</sup>, K. Gong<sup>1</sup>, B. Vakili-Amini<sup>1</sup>, J. Hwang<sup>2</sup>, M. Chen<sup>2</sup>, M. Terrovitis<sup>2</sup>, B. Kaczynski<sup>2</sup>, S. Limotyrakis<sup>2</sup>, M. Mack<sup>2</sup>, H. Gan<sup>2</sup>, M. Lee<sup>2</sup>, S. Abdollahi-Alibeik<sup>2</sup>, B. Baytekin<sup>2</sup>, K. Onodera<sup>2</sup>, S. Mendis<sup>2</sup>, A. Chang<sup>2</sup>, S. Jen<sup>2</sup>, D. Su<sup>2</sup>, B. Wooley<sup>3</sup>**

**<sup>1</sup>Atheros Communications, Irvine, CA**

**<sup>2</sup>Atheros Communications, Santa Clara, CA**

**<sup>3</sup>Stanford University, Stanford, CA**

# Outline

- ❑ Introduction
- ❑ SoC architecture
- ❑ Circuit implementation
- ❑ Measurement results
- ❑ Conclusions

# 802.11n MIMO Wireless LAN

	Legacy 802.11(g/a)	802.11n (Draft)
Spectrum Available	83.5/555MHz	83.5/555MHz
Channel Bandwidth	20MHz	20/40MHz
Non-overlapping channels	3/24	3/24
Max. Data Rate (Mbps)	54	$150 \times N_{\text{streams}}$
Modulation	DSSS, CCK, OFDM	DSSS, CCK, OFDM

- Improved Throughput and range by employing:
  - Spatial diversity: transmitting multiple streams on multiple radios
  - Higher bandwidth per channel: 40MHz (HT-40)
  - More OFDM subcarriers: 56 vs. 52
  - Shorter guard intervals: 400ns vs. 800ns
  - Higher coding rate: 5/6 vs. 3/4
- Backwards compatible with legacy 802.11a/g networks

# MIMO Radio Requirements

**Compared to legacy 802.11, MIMO 802.11 radios demand:**

- Better error-vector magnitude (EVM)
- Tighter spectral mask requirements


**Which translates to:**

- Lower phase-noise
- Better I/Q matching
- Better Linearity
- Less noise

**In Addition, they require**

- Faster ADCs and DACs
- Less in-band ripple in the baseband filter
- Careful SoC floorplanning to avoid chain-to-chain cross-talk
- Lower power, smaller and more modular design

# SoC Block Diagram




# Frequency Plan

## □ Direct Conversion for 2.4GHz


- Lower power signal path
- Smaller area
- Avoid pulling by running VCO at  $4/3f_{RF}$

## □ Dual Conversion for 5GHz


- Lower frequency LO circuits
- Simplified LO generation
- Better I/Q matching




# 2.4GHz Radio Block Diagram




# 5GHz Radio Block Diagram




# 5GHz Receiver Down Conversion



# 5GHz Dual Upconversion





# 2.4 GHz Power Amplifier




# Baseband Filters

- Active R-C Implementation
- Compared to gm-C can achieve
  - Better dynamic range
  - Lower power




# Baseband Filters: Receive mode




- **5th order Butterworth**
  - Single-pole I $\rightarrow$ V followed by 2 biquads
  - Bandwidth adjusted using programmable capacitor arrays

# Baseband Filters: Transmit mode




- 2nd order Butterworth with  $f_{-3\text{dB}} = 10/20\text{MHz}$ 
  - More than 52dB attenuation at the DAC sampling Frequency of 160MHz

# Baseband Filters: Loop-Back



- Calibrate the cutoff frequency by adjusting the biquad poles
- Test tone generated by digital baseband


# Time-Interleaved SAR ADC



- Each 9-bit ADC core including T&H:

- Dissipates 7mA from 1.2V
- Occupies less than 0.1mm<sup>2</sup>


# Voltage-Controlled Oscillator



# SoC Calibration


- **Calibration reduces the impact of analog impairments on the radio performance**
- **Correction algorithms are generally implemented in the digital domain**
  - Lower power
  - Smaller area
  - Better reliability
- **Example:**
  - Receiver DC offset
  - Transmit carrier leak
  - Baseband filters bandwidth
  - Receiver I/Q mismatch
  - Receiver noise floor
  - ADC gain & DC offset

# Phase Noise





2462MHz: -100dBc/Hz  
5540MHz: -102dBc/Hz

# 5GHz Sensitivity




- RF Channel Centered at 5180MHz
- No external LNA

# Transmitter Performance



# Die Micrograph



- **Process:**  
0.13 $\mu$ m CMOS
- **Die Size:**  
6 × 6 mm<sup>2</sup>
- **Analog Area:**  
11 mm<sup>2</sup>
- **Package:**  
88-pin QFN

# Performance Summary

Parameter	2.4GHz	5GHz
TX EVM (HT-40, MCS 15)	-31dB @ -8dBm	-31.5dB @ -4dBm
Receiver Noise Figure	4dB	6dB
Receiver Sensitivity (HT-40, MCS15)	-70dBm	-68dBm
Integrated Phase Noise	-42dBc	-39dBc
SoC Power Dissipation (HT-40, MCS 15)		
Receive	800mW	830mW
Transmit	630mW	1230mW
Transceiver Power (HT-40, MCS 15)		
Receive (Incl. ADCs)	360mW	400mW
Transmit (Incl. DACs)	285mW	860mW
Over-the-air TCP throughput	205 Mbps	

# Conclusions

- Demonstrated a  $2 \times 2$  MIMO SoC radio that implements the IEEE 802.11n draft
- Receiver sensitivity of  $-70\text{dBm}$  and  $-68\text{dBm}$  at MCS15 for 2.4GHz and 5GHz, respectively without any external LNA
- Shared Baseband filters between receiver and transmitter
- Overall analog/RF area of  $11\text{mm}^2$

# Acknowledgements

- ❑ Support of the Digital Design, Algorithms, Systems engineering, CAD and IT groups at Atheros Communications