

# Analog MMICs for microwave and millimeterwave applications based on HEMTs

Herbert Zirath

Microwave Electronics Laboratory  
Department of Microtechnology and nanoscience  
Chalmers University of Technology  
Göteborg, Sweden

IEEE MMIC seminar Bergen 2006 10 06 H Zirath

## Outline

-PHEMT MMIC-technology

Amplifiers

- Feedback amplifiers

- low noise millimeterwave high gain amplifiers

Frequency Multipliers

Oscillators


Frequency mixers

## The MMIC-technology


The D01PH process:

$f_t=100$  GHz,  $f_{max}=180$  GHz

Top view of  $2 \cdot 50 \mu\text{m}$   $L_w$  HEMT



Mushroom gate,  $0.14 \mu\text{m}$  gatelength



## D01PH MMICs designed & fabricated for 60 GHz WLAN

### Amplifiers:

3 stage 60 GHz amplifier  $L_w=2*15 \mu\text{m}$

3 stage 60 GHz amplifier  $L_w=4*15 \mu\text{m}$

1 stage 60 GHz amplifier  $L_w=4*25 \mu\text{m}$

3 stage 60 GHz amplifier  $L_w=8*40 \mu\text{m}$

2-18 GHz feedback-amplifier, 2-stage

1-20 GHz feedback-amplifier, 1-stage

1-10 GHz feedback-amplifier, 1-stage

2-27 GHz feedback-amplifier, 1-stage

1-8 GHz VGA

### Frequency multipliers:

Active 7.3-8.6 GHz doubler+doubler (29.2-34.4)

Active 7.0-8.5 GHz quadrupler (28-34)

Resistive doubler 24 to 31 GHz

Active doubler 25 to 30 GHz (CF)

Active doubler 27 GHz (HZ)

Active doubler 14-17 GHz (HZ)ED02AH

Active tripler 8-24 GHz D01PH

Balanced doublers D01PH

M=Measured, S=Simulated

M/  $f=57\text{-}60.8\text{GHz}$ ,  $G=17\text{dB}$ ,  $P_{DC}=27\text{mW}$

M/  $f=54.3\text{-}60\text{GHz}$ ,  $G=17.6\text{dB}$   $P_{out}=15\text{mW}$   $P_{DC}=60\text{mW}$

M/  $f=35\text{-}65.0\text{GHz}$ ,  $G>6\text{dB}$ ,  $P_{out}=40\text{mW}$

M/  $f=40\text{-}65.0\text{GHz}$ ,  $G>14\text{dB}$ ,  $P_{out}=200\text{mW}$

M/G=22 dB, NF=2.7 dB,  $P_{DC}=100\text{mW}$

M/G=12 dB, NF=2-3 dB.  $P_{out}=19\text{dBm}$

M/G=14 dB, NF=2-3 dB.  $P_{out}=21\text{dBm}$

M/G=9-11 dB, NF=2-3 dB.  $P_{out}=16\text{dBm}$

M/G=12 dB Gain control=12 dB

M/G=-4 dB@0dBm,  $P_{DC}=27 \text{ mW}$

M/G=-13dB@0dBm,  $P_{DC}=30 \text{ mW}$

M/G=-10 dB@5dBm,  $P_{DC}=0 \text{ mW}$

M/G=2 dB@5dBm,  $P_{DC}=275 \text{ mW}$

M/G=4dB@0dBm,  $P_{DC}=66 \text{ mW}$

M/G=4.7 dB@0dBm,  $P_{DC}=60 \text{ mW}$

Mixers:

50-65 GHz single resistive HEMT-mixer	M/Lc=8dB @ PLO=4dBm, P <sub>DC</sub> =0
30-60 GHz balanced wideband resistive HEMT-mixer	M/Lc=8dB @ PLO=9dBm, P <sub>DC</sub> =0
15-30 GHz balanced wideband resistive HEMT-mixer	M/Lc=7dB @ PLO=10dBm, P <sub>DC</sub> =0
55-65 GHz image reject resistive HEMT-mixer	S/Lc=8dB @ PLO=10dBm, P <sub>DC</sub> =0

Oscillators:


VCO 7.5 GHz	L=-74dBc @ 100kHz, Pout=6-7dBm, P <sub>DC</sub> =160 mW
VCO 14.5-15.2 GHz	L=-59dBc @ 100kHz, Pout=8 dBm , P <sub>DC</sub> =160 mW
VCO 29-30 GHz	L=-53dBc @ 100kHz, Pout=11 dBm, P <sub>DC</sub> =160 mW
VCO 52.4-53.2 GHz	L=-45dBc @ 100kHz , Pout=-1 dBm, P <sub>DC</sub> =160 mW
SiGe HBT balanced Colpitt	L <-108dBc @ 100kHz at 5 GHz, Pout -5dBm, P <sub>DC</sub> =50 mW
Balanced Colpitt oscillators	7-7.5, 14-15 GHz
Negative gm-oscillators	7-7.5. 14-15 GHz

Frequency dividers:


Regenerative freq div 14 to 7 (6.3-7.5) GHz	Pin=5dBm, Put=5dBm, P <sub>DC</sub> =100mW
Regenerative freq div 28 to 14 (13.8-15) GHz	Pin=5dBm, P <sub>DC</sub> = 100mW

# Device characteristics I-V D01PH

size:  $2 \cdot 50 \mu\text{m}$



$$I_{dsmax} > 700 \text{ mA/mm}$$



$$g_{mmax} > 700 \text{ mS/mm}$$

# Typical bias points for different circuits:



:Frequency multiplier





:Low noise amplifier



:Power amplifier



:switch, resistive mixer



## Amplifiers:

### A Low Noise 2-20 GHz Feedback MMIC-Amplifier

#### 1. Introduction

It is well known that resistive feedback can simultaneously give flat gain and good input and output match. The relation between transconductance  $g_m$ , feedback resistance  $R_f$ , and characteristic impedance  $Z_0$  for the condition that  $S_{11}=S_{22}=0$  is


$$R_f = g_m \cdot Z_0^2$$

The gain  $S_{21}$  of such an amplifier is then

$$S_{21} = \frac{Z_0 - R_f}{Z_0}$$

Ex:  $g_m=100 \text{ mS}$   
 $Z_0=50 \rightarrow R_f=250$   
 $S_{21}=-4$

For a high gain,  $g_m$  should be high !





## Circuit diagram of the amplifier

Device width=200  $\mu\text{m}$






Photo of the feedback amplifier  
chip size 2\*1.5 mm, effective area 1mm<sup>2</sup>



The noise parameters of different HEMT devices were measured and the results were fitted to a 2-temperature noise model which was used in the simulation of the amplifier




Data was fitted to

$$T_D = T_{D0} \cosh \frac{J_D - J_0}{J_1}$$


Open symbols  $V_d=2V$   
 solid symbols  $V_d=1V$   
 circles=  $100 \mu m$   
 triangles= $200 \mu m$

## Measured gain and noise figure of the amplifier




Bias:  
 $V_{d1}=V_{d2}=1.5V$   
 $V_{g1}=V_{g2}=0V$

## Output power versus input power at 10 GHz versus drain bias



## 1 dB compression point versus drain bias at 10 GHz




## Conclusions

A 2-20 GHz PHEMT feedback amplifier was designed, analyzed (noise, S-parameters, output power), fabricated and characterized

The amplifier show excellent results:

- Noise figure below 3dB
- Gain of 11dB per stage i e 22 dB
- Output power of 100 mW (max)
- effective circuit area only 1mm<sup>2</sup>
- DC-power consumption 125mW (70-180 mW)
- Resistive Feedback in addition stabilizes the transistor

3-stage wideband amplifier with resistive feedback  
WIN mhemt MP-15 process










⇒ Gain >20 dB (5.7 to 48 GHz)

⇒ S11 < -5 dB and S22 < -10 dB

⇒ Measurement on 9 MMICs



# Noise figure




$$NF_{\min} = 4 \text{ dB}$$

$$NF_{@48\text{GHz}} = 5 \text{ dB}$$


# SG\_FBA\_1

- Feedback amplifier, 4 stage,  $2 \times 30 \mu\text{m}$  (IAF device layout) ,  $2.0 \times 0.9 \text{ mm}^2$


Process: IAF mhemt 100nm gate length



# Simulation results




Blue = IAF meas. Red = CTH SS-model




Gain

(blue = IAF meas., red = CTH SS-model)

- Full EM simulation of the FBA in Momentum
- Data from IAF measurements and CTH SS-model used in simulations






## Noise measurements with gain



## Q-band (33-50) GHz medium power amplifiers, optimized interstage matching topology for increased bandwidth


- 3-dB bandwidth typ 50%
- 20dB Gain
- Output power >50 mW
- 3 dB noise figure
- Shorted stubs in drain bias line  $< \lambda/4$

### Output power




## Wideband amplifier in WIN PP-15 process

Each amplifier stage has a gate-drain parallel feedback stabilization network consisting of an RC network with  $R=166\ \Omega$  and  $C=210\ \text{fF}$ . Each transistor has two gate fingers with a unit width of  $50\ \mu\text{m}$ . The drain DC supply resistance is  $10\ \Omega$ . The simulated small signal gain (S21) is  $17\ \text{dB} \pm 1\ \text{dB}$ , between 45 and 70 GHz, for  $V_D=3\ \text{V}$  and  $V_G=-0,2\ \text{V}$ . Simulated noise figure is 4,9 dB.







3x2 mm



# Measured results, S-parameters


Red curve is with extra passivation (BCB)





# HZMFB1N


1st stage reflection match  
stage 2-3 resistive FB



Bp1:  
Vd=1.50V  
Id=50.8mA  
Vg=-0.40V


Bp2:  
Vd=2.00V  
Id=91.3mA  
Vg=-0.20V

$$NF_{\min Bp2} = 3 \text{ dB}$$




# HZMFB2N

1st stage reflection match  
stage 2-3 resistive FB





$$NF_{\min} = 4.5 \text{ dB}$$



# HZMFB2N2

1st stage reflection match  
2-4 stage resistive FB




$$NF_{\min} = 4 \text{ dB}$$

# Frequency multipliers

## Motivation



---

- ◆ Low-cost LO-chain for 60-GHz WLAN






- High conversion efficiency
  - ⇒ Doubler + Doubler
- Wideband operation, Small chip area
  - ⇒ Active input matching circuit + Quadrupler
- Low power consumption
  - ⇒ Single-ended Doubler with Buffer Amplifier

How can we get a frequency multiplication ?  
 We investigate an MHEMT,  $L_w=90 \text{ um}$   
 DC-characteristic  $i_d$  versus  $v_g$  at  $V_{dd}=2\text{V}$





Bias for *even harmonics*, close to pinchoff  $-0.7$  V  
 Pin=0dBm, substantial 2<sup>nd</sup> harmonic !  
 'Sine-pulse'





Bias for *even harmonics*, close to pinchoff  $-0.8$  V

Pin=4 dBm

'Half-sine' waveform





Bias for *even harmonics*, close to pinchoff  $-0.7$  V  
 Pin=10 dBm, onset of gate conduction current  
 Rectangular waveform !







Bias for odd harmonics, max gm-point  
 not-so-large signal 0 dBm input power  
 Not much of 3<sup>rd</sup> harmonic





Bias for odd harmonics, max gm-point  
larger signal: 5 dBm input power




Bias for odd harmonics, max gm-point  
even larger signal: 10 dBm input power


Clear gate conduction, 4 mA peak current, be careful !



## drain-current harmonics, **input power sweep:**





Even harmonic optimum  
 $V_{gg} = -0.8V$



Odd harmonic optimum  
 $V_{gg} = -0.1V$

# drain-current harmonics, gate bias sweep:



# Fabrication

## OMMIC D01PH process

### pHEMT

$$L_g = 0.14 \mu\text{m}$$

$$f_T = 95 \text{ GHz}$$

$$f_{\text{max}} = 180 \text{ GHz}$$

$$g_{m\_max} = 700 \text{ mS/mm}$$


$$I_{ds\_max} = 700 \text{ mA/mm}$$

### Spiral Inductor

$$Q = 29$$

$$L = 1 \text{ nH}$$

$$@ 28 \text{ GHz}$$




# A 16-32 GHz Frequency Multiplier

## Design Goals

- Input frequency,  $f_{in} = 16$  GHz
- High rejection of unwanted harmonics
- Low power consumption


# Circuit Topology





# Layout

- Chip size  $3 \times 1 \text{ mm}^2$




# Simulated Results

- Conversion gain  $\approx 0$  dB
- Output power  $\approx 0$  dBm
- Rejection of unwanted harmonics  $> 20$  dB
- $P_{DC} \approx 40$  mW
- 3-dB bandwidth  $> 30$  %


# Measurements

- On-chip measurements using coplanar probing
- Rejection of unwanted harmonics > 25 dB
- $P_{DC} = 40$  mW
- 3-dB bandwidth  $\approx 25$  %


# Output Power Versus Input Power at $f_{in} = 16$ GHz



# Rejection of Fundamental Frequency @ 5 dBm Input Power




# 32GHz Quadrupler(I) - Schematic



- ◆ Doubler + Doubler
- ◆ High Conversion Efficiency
- ◆ Large-area components (L1, TL1)
- ◆ 2 x 1.5 mm<sup>2</sup> chip


Design:  
Herbert Zirath



IEEE MMIC seminar Bergen 2006 10 06 H Zirath


# 32GHz Quadrupler(I) - Measured Results

◆  $P_{dc} = 16 \text{ mW}$  (@ $P_{in} = 0 \text{ dBm}$ )



**$P_{in} = +3.3 \text{ dBm}$**

**Output -3dB Bandwidth  
= 4 GHz**




**$F_{out} = 32 \text{ GHz}$**

**Conv.Gain<sub>max</sub> = -3 dB**



**$P_{4f, sat} = -2 \text{ dBm}$**

# 32GHz Quadrupler(II) - Concept

## ◆ Conventional




## ◆ Active Matching Circuit






# 32GHz Quadrupler(II) - Schematic




- ◆ Common-gate stage + Quadrupler
- ◆ Active Matching Circuit (MC)
  - ✓ Wideband matching
  - ✓ Small chip-area
- ◆ 2 x 1.5 mm<sup>2</sup> chip




# 32GHz Quadrupler(II) - Measured Results

◆  $P_{dc} = 28 \text{ mW}$  (@ $P_{in} = 0 \text{ dBm}$ )



**$P_{in} = +3.3 \text{ dBm}$**


**Output -3dB B.W. = 6 GHz**



**$F_{out} = 32 \text{ GHz}$**

**Conv.Gain<sub>max</sub> = -13 dB**

**$P_{4f_{sat}} = -8 \text{ dBm}$**




## 56 GHz doubler design

Doubler+ buffer amplifier

DC-power minimized

Each device is 4x25 um

Design:  
Herbert Zirath




(a) Active frequency doubler with an amplifier stage.


IEEE MMIC seminar Bergen 2006 10 06 H Zirath

# 56GHz Doubler - Measured Results

◆  $P_{dc} = 66 \text{ mW}$  (@ $P_{in} = 0 \text{ dBm}$ )



$P_{in} = +1 \text{ dBm}$




$F_{out} = 54 \text{ GHz}$


$\text{Conv. Gain}_{\max} = 4 \text{ dB}$

$P_{2f_{\text{sat}}} = 7 \text{ dBm}$

## X8 multiplier on WIN pHEMT PP-15 process



Result x4 breakout:



Measured output power of the 4th, 3rd, 2nd harmonic and fundamental frequency versus frequency at 0 dBm input power.