Analog MMICs for microwave and millimeterwave applications based on HEMTs

Herbert Zirath

Microwave Electronics Laboratory Department of Microtechnology and nanoscience Chalmers University of Technology Göteborg, Sweden

Outline

-PHEMT MMIC-technology Amplifiers -Feedback amplifiers -low noise millimeterwave high gain amplifiers Frequency Multipliers Oscillators Frequency mixers

The MMIC-technology

The D01PH process: Ft=100 GHz, fmax=180 GHz

Top view of $2 \cdot 50 \ \mu m \ L_w \ HEMT$



Mushroom gate, 0.14 µm gatelength



D01PH MMICs designed & fabricated for 60 GHz WLAN

Amplifiers:

3 stage 60 GHz amplifier Lw=2*15 um 3 stage 60 GHz amplifier Lw=4*15 um 1 stage 60 GHz amplifier Lw=4*25 um 3 stage 60 GHz amplifier Lw=8*40 um 2-18 GHz feedback-amplifier, 2-stage 1-20 GHz feedback-amplifier, 1-stage 1-10 GHz feedback-amplifier, 1-stage 2-27 GHz feedback-amplifier, 1-stage 1-8 GHz VGA

<u>Frequency multipliers:</u> Active 7.3-8.6 GHz doubler+doubler (29.2-34.4) Active 7.0-8.5 GHz quadrupler (28-34) Resistive doubler 24 to 31 GHz Active doubler 25 to 30 GHz (CF) Active doubler 27 GHz (HZ) Active doubler 14-17 GHz (HZ)ED02AH Active tripler 8-24 GHz D01PH Balanced doublers D01PH

 $\begin{array}{l} M/G=-4 \ dB @ 0 dBm, \ P_{DC}=27 \ mW \\ M/G=-13 dB @ 0 dBm, \ P_{DC}=30 \ mW \\ M/G=-10 \ dB @ 5 dBm, \ P_{DC}=0 \ mW \\ M/G=2 \ dB @ 5 dBm, \ P_{DC}=275 \ mW \\ M/G=4 dB @ 0 dBm, \ P_{DC}=66 \ mW \\ M/G=4.7 \ dB @ 0 dBm, \ P_{DC}=60 \ mW \\ \end{array}$

Mixers:

50-65 GHz single resistive HEMT-mixer 30-60 GHz balanced wideband resistive HEMT-mixer M/Lc=8dB @ PLO=9dBm, $P_{DC} = 0$ 15-30 GHz balanced wideband resistive HEMT-mixer M/Lc=7dB @ PLO=10dBm, $P_{DC} = 0$ 55-65 GHz image reject resistive HEMT-mixer

Oscillators:

VCO 7.5 GHz VCO 14.5-15.2 GHz VCO 29-30 GHz VCO 52.4-53.2 GHz SiGe HBT balanced Colpitt **Balanced Colpitt oscillators** Negative gm-oscillators

 $M/Lc=8dB@PLO=4dBm, P_{DC}=0$ S/Lc=8dB @ PLO=10dBm, $P_{DC}=0$

L=-74dBc @100kHz, Pout=6-7dBm, P_{DC} =160 mW L=-59dBc @100kHz, Pout=8 dBm , P_{DC} =160 mW L=-53dBc @100kHz, Pout=11 dBm, P_{DC} =160 mW L=-45dBc @100kHz, Pout=-1 dBm, P_{DC} =160 mW L <-108dBc @100kHz at 5 GHz, Pout -5dBm, P_{DC} =50 mW 7-7.5, 14-15 GHz 7-7.5. 14-15 GHz

Frequency dividers:

Regenerative freq div 14 to 7 (6.3-7.5) GHz Regenerative freq div 28 to 14 (13.8-15) GHz Pin=5dBm, Put=5dBm, P_{DC}=100mW $Pin=5dBm, P_{DC}=100mW$

Device characteristics I-V D01PH size: $2 \cdot 50 \ \mu m$



Typical bias points for different circuits:



:Frequency multiplier :Low noise amplifier



:Power amplifier :switch, resistive mixer



IEEE MMIC seminar Bergen 2006 10 06 H Zirath

Amplifiers: A Low Noise 2-20 GHz Feedback MMIC-Amplifier 1. Introduction

It is well known that resistive feedback can simultaneously give flat gain and good input and output match. The relation between transconductance g_m , feedback resistance R_f , and characteristic impedance Z_0 for the condition that S11=S22=0 is

$$R_f = g_m \cdot Z_0^2$$

The gain S_{21} of such an amplifier is then



Ex: gm=100 mS Z0=50->Rf=250 S21=-4

For a high gain, g_m should be high !

RFIC symposium, Boston 2000



Circuit diagram of the amplifier

Device width=200 μm



Photo of the feedback amplifier chip size 2*1.5 mm, effective area 1mm²



The noise parameters of different HEMT devices were measured and the results were fitted to a 2-temperature noise model which was used in the simulation of the amplifier



Data was fitted to

$$T_D = T_{D0} \cosh \frac{J_D - J_0}{J_1}$$

Open symbols Vd=2V solid symbols Vd=1V circles= 100 µm triangles=200 µm

J_D, mA/mm

Measured gain and noise figure of the amplifier



Output power versus input power at 10 GHz versus drain bias



1 dB compression point versus drain bias at 10 GHz



Conclusions

A 2-20 GHz PHEMT feedback amplifier was designed, analyzed (noise, S-parameters, output power), fabricated and characterized

The amplifier show excellent results:

- -Noise figure below 3dB
- -Gain of 11dB per stage i e 22 dB
- -Output power of 100 mW (max)
- -effective circuit area only 1mm²
- -DC-power consumption 125mW (70-180 mW)
- -Resistive Feedback in addition stabilizes the transistor

3-stage wideband amplifier with resistive feedback WIN mhemt MP-15 process



 \Rightarrow Gain >20 dB (5.7 to 48 GHz)

MMIC2

 \Rightarrow S11 < -5 dB and S22 < -10 dB

⇒Measurement on 9 MMICs



Noise figure

Gain [dB] chip#1	NF [dB] chip#1
Gain [dB] chip#2	NF [dB] chip#2



IEEE MMIC seminar Bergen 2006 10 06 H Zirath

 $NF_{min} = 4 dB$

 $NF_{@48GHz} = 5 dB$

SG_FBA_1

- Feedback amplifier, 4 stage, 2×30µm (IAF device layout) , 2.0 × 0.9 mm^2
 - Process: IAF mhemt 100nm gatelength



Simulation results





MIC2



 Full EM simulation of the FBA in Momentum
 Data from IAF measurements and CTH SSmodel used in simualtions

Noise measurements with gain



Q-band (33-50) GHz medium power amplifiers, optimized interstage matching topology for increased bandwidth

- •3-dB bandwidth typ 50%
- •20dB Gain
- •Output power >50 mW
- •3 dB noise figure
- •Shorted stubs in drain bias line $<\lambda/4$



Output power



IEEE MMIC seminar Bergen 2006 10 06 H Zirath

Pin, dBm

Wideband amplifier in WIN PP-15 process

Each amplifier stage has a gate-drain parallel feedback stabilization network consisting of an RC network with $R=166 \ \Omega$ and $C=210 \ \text{fF}$. Each transistor has two gate fingers with a unit width of 50 µm. The drain DC supply resistance is 10 Ω . The simulated small signal gain (S21) is 17 dB ±1 dB, between 45 and 70 GHz, for VD=3 V and VG=-0,2 V. Simulated noise figure is 4,9 dB.





Measured results, S-parameters Red curve is with extra passivation (BCB)



HZMFB1N

1st stage reflection match stage 2-3 resistive FB



 $NF_{minBp2} = 3 dB$







Noise figure (dB)

Noise figure (dB)

HZMFB2N

Gain (dB

1st stage reflection match stage 2-3 resistive FB





 $NF_{min} = 4.5 dB$

HZMFB2N2



Frequency multipliers

Motivation

Low-cost LO-chain for 60-GHz WLAN



- High conversion efficiency
 Doubler + Doubler
- Wideband operation, Small chip area
 Active input matching circuit
 + Quadrupler
- Low power consumption
 Single-ended Doubler with Buffer Amplifier

How can we get a frequency multiplication ? We investigate an MHEMT, Lw=90 um DC-characteristic id versus vg at Vdd=2V



Bias for *even harmonics*, close to pinchoff –0.7 V Pin=0dBm, substantial 2nd harmonic ! 'Sine-pulse'



Bias for even harmonics, close to pinchoff –0.8 V Pin=4 dBm 'Half-sine' waveform



Bias for *even harmonics*, close to pinchoff –0.7 V Pin=10 dBm, onset of gate conduction current Rectangular waveform !



IEEE MMIC seminar Bergen 2006 10 06 H Zirath

Bias for odd harmonics, max gm-point not-so-large signal 0 dBm input power Not much of 3rd harmonic



Bias for odd harmonics, max gm-point larger signal: 5 dBm input power



IEEE MMIC seminar Bergen 2006 10 06 H Zirath

Bias for odd harmonics, max gm-point even larger signal: 10 dBm input power Clear gate conduction, 4 mA peak current, be careful !



drain-current harmonics, input power sweep:



Even harmonic optimum Vgg=-0.8V



pin

Odd harmonic optimum Vgg=-0.1V

drain-current harmonics, gate bias sweep:



37

Fabrication



A 16-32 GHz Frequency Multiplier

Design Goals

- Input frequency, $f_{in} = 16 \text{ GHz}$
- High rejection of unwanted harmonics

Low power consumption



Layout

• Chip size 3×1 mm²



Simulated Results

- Conversion gain $\approx 0 \text{ dB}$
- Output power $\approx 0 \text{ dBm}$
- Rejection of unwanted harmonics > 20 dB
- $P_{DC} \approx 40 \text{ mW}$
- 3-dB bandwidth > 30 %

Measurements

- On-chip measurements using coplanar probing
- Rejection of unwanted harmonics > 25 dB
- $P_{DC} = 40 \text{ mW}$
- 3-dB bandwidth ≈ 25 %

Output Power Versus Input Power at $f_{in} = 16 \text{ GHz}$ 1f measured 2f measured 3f measured 10 1f simulated 2f simulated 0 3f simulated Output power (dBm) -10 -20 -30 o \circ 0 -40 0 -50 -60 -10 -5 5 10 Ω Input power (dBm) IEEE MMIC seminar Bergen 2006 10 06 H Zirath

Rejection of Fundamental Frequency @ 5 dBm Input Power



45

32GHz Quadrupler(I) - Schematic



- Doubler + Doubler
- High Conversion Efficiency
- Large-area components (L1, TL1)
- 2 x 1.5 mm² chip



32GHz Quadrupler(I) - Measured Results



MMIC2



32GHz Quadrupler(II) - Concept

Conventional



32GHz Quadrupler(II) - Schematic



- Common-gate stage + Quadrupler
- Active Matching Circuit (MC)
 ✓ Wideband matching
 - ✓ Small chip-area
- 2 x 1.5 mm² chip



32GHz Quadrupler(II) - Measured Results

• Pdc = 28 mW (@Pin = 0 dBm)





56 GHz doubler design

Doubler+ buffer amplifier DC-power minimized Each device is 4x25 um





56GHz Doubler - Measured Results

• Pdc = 66 mW (@Pin = 0 dBm)



DP.15 process

X8 multiplier on WIN pHEMT PP-15 process

Frequency (GHz)

Measured output power of the 4th, 3rd, 2nd harmonic and fundamental frequency versus frequency at 0 dBm input power.