Maximum Marks: 60

END TERM EXAMINATION

SIXTH SEMESTER [B.TECH/M.TECH] MAY-2010

Paper Code: IT 314 Paper ID: 15314 Subject: Digital system design (Batch 2006 Onwards)

Time: 3 Hours

Note: Q no. 1 is compulsory. Attempt one question from each unit.

A gated D latch will hold its output value if G is 0, and the output follow D if G Q:1 is 1. Write a VHDL description of a gated D latch using a process. Briefly outline the purposes of the following VHDL modeling constructs: Entity (3) declaration, behavioral architecture body, and Signal assignment statement. Differentiate between Generate and Loop statement-(3) (c) (3) Explain the following with example: (d) S'event S'transaction S'active S'last active S'last value S'last event (3) (e) Draw the waveform of following: 7.1 < transport x after 10 ns; x after 10 ns: 7.3 < reject 4 ns x after 10 ns: Differentiate between compiler and synthesizer. (1)(1) Differentiate between Simulator and Emulator. (1)(g) (1)Name any five HDLs. (h) (1) Explain Delta delay. (i) (1) Explain aliases. (1) Unit 1 Design a 4-bitadder using a macro of half adder using VHDL. (5) Q.2 (a) Design a 3:8 Decoder using when-else statement using VIIDL. (5) (b) (5) Explain Block statement with example.

P.T.O.