




Hardware Support



- Every address generated by CPU is divided into two parts :
 - Page Number (p)
 - Page offset (d)
- Page table uses page number as its index.
- Page table has base address of each page in physical memory.
- Base address is combined with page offset to define the physical memory address.
- Size of a page is typically a power of 2.


→ If the size of logical address space is 2^m , and a page size is 2^n bytes (Assuming 1 byte = 1 addressing Unit)
 Higher order $m-n$ bits of logical address shows page no while lower n bits show page offset.



Logical Memory

| page no. | frame no |
|----------|----------|
| 0 | 1 |
| 1 | 4 |
| 2 | 3 |
| 3 | 7 |

Page table



Physical Memory

Paging Model of Logical & Physical Mem.

→ Paging completely removes external fragmentation.

→ Internal fragmentation is still a possibility.

Example:

Physical Memory = 32 bytes

Page size = 4 bytes.

No. of pages = $32/4 = 8$

- logical address 0
has page 0 & offset 0.

So corresponding physical
address = $5 \times 4 + 0 = 20$

| Page no. | Frame No |
|----------|----------|
| 0 | 5 |
| 1 | 6 |
| 2 | 1 |
| 3 | 2 |

Page table

- logical address 3
has page 0 & offset 3.

∴ Physical address = $5 \times 4 + 3 = 23$.

- logical address 13

has page no 3, offset 1.

∴ Physical address = $2 \times 4 + 1 = 9$


- In paging, there is no external fragmentation
 - Any free frame can be allocated to a process that needs it.
- Internal fragmentation can not be ignored.

Free Frames:


When a process arrives, its size, expressed in pages is examined.

free frame list

- 14
- 13
- 18
- 20
- 15





(a)




free frame list

- 15



(b)



Frame Table:


- A data structure, used to keep track of frames
- Has one entry for each frame, indicating whether it is free or allocated.
- If allocated, to which user process/processes.

Implementation of page table

- Page table is kept in main memory.
- Page Table Base Register (PTBR) points to the page table.
- Page Table length Register (PTLR) indicates the size of the page table.
- Data/Instruction access requires two memory accesses. One for page table & one for data/instruction.
- This problem is solved by using special fast hardware cache - Associative Memory/Translation look-aside buffers (TLBs).

Associative Memory

→ Brings parallel search.




→ Address Translation (p, d):

- If p is in associative register, get frame no. out.
- Otherwise, get frame no from page table in main memory.

→ Each time a new page table is selected, TLB is flushed.

→ Otherwise there will be old entries in TLB that contain valid virtual address but incorrect physical address.

Paging Hardware with TLB



Effective Access Time

Hit Ratio: Percentage of times that a page no. is found in the associative memory/TLB.

$E \rightarrow$ Associative look up time

Let memory cycle time is 1 millisecond.

Hit ratio is α .

• Effective Access Time =

$$(1 + \epsilon)\alpha + (2 + \epsilon)(1 - \alpha)$$

$$\boxed{EAT = 2 + \epsilon - \alpha}$$

Memory Protection in Paging

→ Memory protection is implemented by associating a protection bit with each page.

Frame No.

| |
|--------|
| Page 0 |
| Page 1 |
| Page 2 |
| Page 3 |
| Page 4 |
| Page 5 |

| | | |
|---|---|---|
| 0 | 2 | V |
| 1 | 3 | V |
| 2 | 4 | V |
| 3 | 7 | V |
| 4 | 8 | V |
| 5 | 9 | V |
| 6 | 0 | i |
| 7 | 0 | i |
| 8 | 0 | i |

Valid - Invalid bit

User Process

Page Table

• Valid-Invalid bit attached to each entry in the page table:

- Valid indicates that associated page is in the process logical address space & is thus a legal page.
- Invalid indicates that page is not in the process legal address space.

Page Table structure

- Hierarchical Paging

- Inverted Page Table

→ For systems, with large logical address space, page table size can be excessively large.

→ Problem can be solved by breaking logical address space into multiple page tables.

Hierarchical Page Table

→ Breaks up the logical address space, into multiple page tables.

→ A simple technique is two level page table.

→ A logical address (on 32 bit machine with 4K page size) is divided into :


- a page number consisting of 20 bits.

- a page offset " " 12 " .

→ Page table is further paged, so 20 bit page no. is further divided into :

- 10 bit page no.
- 10 bit page offset.

→ Thus, a logical address is as follows:




p_1 : index into outer page table

p_2 : Displacement within the page of outer page table


→ Address translation scheme for a 2-level 32 bit paging Architecture is :

Logical Address






Inverted Page Table

- One entry for each real page (frame) of memory.
- Entry consists of the virtual address of the page stored in that real memory location, with information about the process that owns that page.
- Decreases memory needed to store each page table but increases time needed to search the table when a page reference occurs.




Shared Pages:

- Supports possibility of sharing common code.
- One copy of shared code (reentrant code) is shared among processes.
- Text editors, compilers etc are shared code.
- shared code must appear in same location in the logical address space of all processes.
- Each process keeps a separate copy of the code & data.
- The pages for private code & data can appear anywhere in the logical address space.



Segmentation

- A memory management scheme that supports user view of memory.
- A program is a collection of segments:
 - * main program
 - * function
 - * local variables/ global variables
 - * symbol table.




Logical Address space.


- Logical Address space is a collection of segments.
- Unlike pages, segments are variable length chunks in memory.

Segment Hardware :


- Logical address consists of two tuples:
 $\langle \text{segment-number, offset} \rangle$
- Physical address is: one dimensional sequence of bytes.
- Mapping between logical address & physical address is done by segment table.
- Each segment table entry has:
 - Base - contains the starting physical address where the segments reside in memory.
 - Limit - specifies the length of the segment.
- Segment Table Base Register (STBR) -
 points to the segment table's location in memory.
- Segment Table Length Register (STLR)
 indicates no. of segments used by a program.



Example of Segmentation



Logical Address space




Physical Memory

- As with paging, this mapping requires two memory references.
- Effectively slows down the system by a factor of 2.
- Concept of associative memory can be used to increase the effective Access Time.

Protection & sharing:


- segments support protection, by associating :
 - * Validation bit = 0 \Rightarrow Illegal segment.
 - * Read/Write/Execute privileges.
- segments can be shared by a no. of user processes.



Logical address space for P1

| | limit | base |
|---|-------|-------|
| 0 | 25286 | 43062 |
| 1 | 4425 | 68348 |


segment table for P1



P2

| | limit | base |
|---|-------|-------|
| 0 | 25286 | 43062 |
| 1 | 8850 | 90003 |

segment table for P2




Physical Memory

Fragmentation:

- Segmentation has variable length segments
- External fragmentation is possible.


Segmentation with Paging

- Problem of external fragmentation is solved.
- Differs from pure segmentation in that the segment table entry contains not the base address of the segment but rather the base address of the page table for this segment.



Virtual Memory

- Allows execution of processes that may not be completely in memory.
- Separation of logical memory from physical memory.
- Only part of the program needs to be in memory for execution.
- A program therefore, can be larger than the physical memory.
- Can be implemented via:
 - Demand Paging.
 - Demand segmentation.



Demand Paging


- Brings a page into memory only when it is needed.
 - * Less I/O needed.
 - * Less Memory needed.
 - * Faster Response.
 - * More users.
- Mechanism to distinguish between pages which are in main memory & which are on disk is required.
- This is done by using Valid-Invalid bit with each page, in the page table.

| page # | frame # | Valid Invalid bit |
|--------|---------|----------------------|
| | | 1 |
| | | 1 |
| | ⋮ | 0 |
| | | 1 |

Page Table

- when this bit is 1 - page is valid & present in main memory.

- When valid-Invalid bit is 0 - page is either not valid or not in main memory.
- Access to a page marked invalid causes page fault.



- ①: User process requests a page
- ②: page found invalid in page table. A trap is generated to OS.
- ③: Page is found on the backing store.
- ④: Page is swapped into a free frame.
- ⑤: Page table is updated.
- ⑥: Process resumes execution from that instruction which lead page fault.

Pure Demand Paging:

- start executing a process with no pages in memory.
- when 1st instruction is executed, 1st page fault occurs.
- Page faults keeps on occurring, until required pages are brought into memory.
- Moto is never bring a page into memory until it is required.

Performance of Demand Paging:

→ Measured in terms of Effective Access Time of a page.

→ p : probability of a page fault ($0 < p < 1$)

if $p = 0$, no page fault

if $p = 1$, every reference is a fault.

$$\text{Effective access time} = (1-p) \times \text{memory access time} \\ + p \times \text{page fault time.}$$

→ Major components of page fault service time are:

- service page fault interrupt.
- Read out / swap out a page (if needed).
- Swap in the required page.
- Restart the process.

Example:

Average page fault service time = 25 milliseconds.

Memory access time = 100 microseconds.

$$EAT = (1 - p) * 100 + p * 25000$$

$$EAT = 100 + 24,900p$$

If we want less than 10% of degradation, then

$$100 + 24900p < 110$$

$$24900p < 10$$

$$\omega \quad p < 0.00040$$

that is, percentage of page fault rate should be less than 0.04.