

CMOS 324 GHz Signal Generation Based on Linear Superposition Technique

**Daquan Huang^{1,3}, Tim LaRocca¹, Lorene Samoska²,
Andy Fung² and Mau-Chung Frank Chang¹**

¹University of California, Los Angeles, CA 90095

²Jet Propulsion Lab, Pasadena, CA 91109


³Texas Instruments, Dallas, TX 75243

Outline

- ❑ **Terahertz technology gap and potential system applications**
- ❑ **Linear superposition signal generation technique**
- ❑ **CMOS THz circuit implementation**
- ❑ **Measurement results**
- ❑ **Conclusions**

The Terahertz “GAP”

- ❑ Lack of compact and portable solid-state THz (0.3-3THz) sources



Potential THz System Applications

- ❑ **Imaging through fog and for concealed objects**
- ❑ **Ultra-Short Distance and Ultra-Wideband Communications**
 - 100's Gigabit/sec RF-Interconnects for **chip-to-chip**, **core-to-core** (CMP), **layer-to-layer** (3D-IC), and **board-to-board** applications
 - 10's Gigabit/sec data links within 1-10meter range
 - Automotive/Aviation Wireless Harness
 - Space-borne communications

Linear Superposition (LS) Technique

- ❑ Generate N phase-shifted fundamental signals (ω_0) by $2\pi/N$ in **sequence**
- ❑ Rectify resultant N phase-shifted fundamental signals
- ❑ Add N rectified fundamental signal currents to produce a superimposed output at the frequency of $N\omega_0$

LS Application for $N=4$









Phase shifting




Rectification



Linear
superposition



$$I_c = I_{c0} - \frac{8}{15\pi} A I_0 \cos(4\omega_0 t)$$




Conversion
efficiency

$$\eta = \frac{8}{15\pi} \approx 17\%$$

LS Technique Advantages


- ❑ Generate oscillation signal at **frequencies much higher** than device $f_{\max} (N\omega_0)$
- ❑ Significantly **higher conversion efficiency** ($8/15\pi$ or 17% for $N=4$) than that of nonlinear harmonic generation methods
- ❑ Lower harmonics naturally suppressed and **no need for additional filtering**
- ❑ Possibly phase-locked to $1/N$ of the generated THz frequency

LS Implementation in CMOS




Simulated Output Power



- ❑ Suppressing lower harmonics
- ❑ Boosting 4th harmonic



Die Photo



324 GHz Test Setup at JPL




Measured 324GHz Output Signal



Ref -70 dBm *Att 0 dB *RBW 30 kHz Marker 1 [T1]
*VBW 10 kHz -75.95 dBm
SWT 3.4 s 3.488000000 GHz

1.2F
01:07:00



- 324GHz
- 76dBm before calibration
- 46dBm after calibration


Center 3.538 GHz

100 MHz/

Span 1 GHz

Measured Frequency Tuning Range

- Approximate 4GHz frequency tuning range
- Less than 5dB output power variation



Performance Summary

Functions	Performance
Output frequency	324GHz
Tuning range	4 GHz
Calibrated output power	-46dBm
Conversion efficiency	17% or -15.4dB
Fundamental tone rejection	>39dB
Estimated phase noise based on fundamental alone Q-VCO measurement	-78dBc/Hz @ 1MHz offset -86dBc/Hz @ 5MHz offset -91dBc/Hz @ 10MHz offset
Current consumption	12mA from 1V supply

Conclusions

- ❑ Linear superposition technique devised to generate 324GHz in 90nm digital CMOS with output power of -46dBm and conversion efficiency of 17%
- ❑ Measured 4GHz frequency tuning range
- ❑ Measured >39dB rejection of fundamental tone at the output node
- ❑ Estimated phase noise of -91dBc/Hz @ 10MHz offset

Acknowledgement

Authors thank DARPA and Sony-UC MICRO for contract supports, and to Richard Campbell of Portland State Univ. and Michael Andrews of Cascade Microtech for THz on-wafer probe testing.