

2.5D and 3D TSV Products

Phil Marcoux
PPM Associates
Mountain View CA
May 2011



PPM Associates, Mtn View, CA
Semiconductor Intellectual Property Consultants
oneppm@gmail.com

©PPM Associates 2011

Outline

- Why 2.5D and 3D Products?
- Why TSVs?
- 2.5D/3D Product Examples



PPM Associates, Mtn View, CA
Semiconductor Intellectual Property Consultants
oneppm@gmail.com

©PPM Associates 2011

Acknowledgements

I am very appreciative of the assistance I received from the
following for this presentation:

Sergey Savastiouk, ALLVIA

Jim Hewlett, ALLVIA

Javier De La Gruz, eSilicon

The logo for ALLVIA, with 'ALL' in black and 'VIA' in red.

PPM Associates, Mtn View, CA
Semiconductor Intellectual Property Consultants
oneppm@gmail.com

©PPM Associates 2011

Why 3D and 2.5D?



To Meet the 3 "Givens" of Semiconductor Packaging

- **Smaller**
 - We are back to thinking of apartment buildings vs. suburban sprawl. (remember MCMs?)
- **Faster**
 - Shorter signal distances = less obstacles.
- **Cheaper**
 - Stuff more into one rather than several packages.
 - Better yields from chip partitioning




PPM Associates, Mtn View, CA
Semiconductor Intellectual Property Consultants
oneppm@gmail.com

©PPM Associates 2011




A 3D Product Example

3D is the stacked assembly of chips upon each other without the benefit of an interposer. 2.5D uses an interposer.



A two-die stack mixing advanced node technology (45nm) with mature node technology (130nm).



Source: CTI Leti/ST Micro



PPM Associates, Mtn View, CA
Semiconductor Intellectual Property Consultants
oneppm@gmail.com

©PPM Associates 2011

TSVs and 3D

Ready for Primetime?

| Factor | TSV in IC | TSV in Interposer |
|--------------------------|---|---|
| Area Impact | Huge – Keep Out Areas Required | Low |
| Impact on IC performance | Large if the TSVs are too close to circuits | None |
| Cost | Very High | Low to Medium Depending on the type of TSV |
| Infrastructure Impact | Huge – Co-Design is an absolute must! | Less or Not Required |




PPM Associates, Mtn View, CA
Semiconductor Intellectual Property Consultants
oneppm@gmail.com

©PPM Associates 2011


Some Non-TSV 3D Products

3D is does not automatically mean TSVs – Wirebonds still are dominate



Stack of NAND Die




Source:
Cadence



PPM Associates, Mtn View, CA
Semiconductor Intellectual Property Consultants
oneppm@gmail.com

Some Non-TSV 3D Products

3D is the stacked assembly of chips upon each other without the benefit of an interposer. 2.5D uses an interposer.



A n 8 die memory stack using VCI's "VIP" (Vertical Interconnect Pillar)



PPM Associates, Mtn View, CA
Semiconductor Intellectual Property Consultants
oneppm@gmail.com

Source: Vertical Circuits, Inc.


2.5D Defined

According to Phil Garrou - "Dr. Ho-Ming Tong, General Manager and CTO for ASE, who some say coined the term "2.5D" for the use of silicon or glass interposers with TSV, indicated that this technology "...is ready to move to the next stage"

Tong expects commercialization of 2.5D chip technology to take place in two years.

Tong notes that **2.5D IC should not be regarded as a transitional integration technology.**"


"2.5D will enable packaging of chips in the 32-22 nm nodes where the fragile mechanical stability of the low-K dielectrics used in these products will require their bonding to an intermediate silicon interposer before final placement in a standard package




Insights From the Leading Edge by Dr. Phil Garrou 10/02/2010

2.5D Product Examples – Virtex 7

Meaning they Do benefit from interposers






IPC-MC-790

Guidelines for Multichip Module Technology

Silicon Interposers are derived from the MCM-D


Table F-1 Multichip Module Parameter Complexities

| Parameter | Thick film MCM-Circuits | Thin film MCM D circuits | MCM-L circuits |
|---|-------------------------|--------------------------|----------------|
| Performance | Medium | High | Medium |
| Design flexibility, digital | Medium | High | Medium |
| Analog | High | High | Low |
| Plastics | Low | Low | Medium |
| Power dissipation | High | High | Low |
| Frequency limit | Medium | High | Medium |
| Voltage Swing | Medium | Medium | Low |
| Size | Small | Smallest | Small |
| Package density | Medium | High | Medium |
| Reliability | High | High | High |
| Circuit development time (prior to prototype) | 1-2 month | 2-3 month | 1 month |
| 1:1 design transfer from bench | Yes | Yes | Yes |
| Turnaround time for design change | 2 weeks | 4 weeks | 2 weeks |
| Part cost, low quantity | High | Impractical | Medium |
| High quantity | Medium | Medium | Low |
| Cost of developing one circuit | Medium | High | Low |
| Capital outlay | Low | Medium | Low |
| Production setup and tooling costs | Low | Medium | Low |




PPM Associates, Mtn View, CA
Semiconductor Intellectual Property Consultants
oneppm@gmail.com


Silicon Interposers with TSVs are similar to Build-up PCBs



Build-up PCB




Si Interposer




E: 5.00 kV Spot: 1.00 Magn: 1.00k Det: WBI CDNA 17.0 Copper was etched

Source: <http://www.memsinvestorjournal.com/2010/04/overview-of-tsv-process-options.html>




PPM Associates, Mtn View, CA
Semiconductor Intellectual Property Consultants
oneppm@gmail.com

VIA Types – in PCBs



PPM Associates, Mtn View, CA
Semiconductor Intellectual Property Consultants
oneppm@gmail.com ©PPM Associates 2011

VIA Types – in Silicon Interposers Surprise! – There's more than you think.




PPM Associates, Mtn View, CA
Semiconductor Intellectual Property Consultants
oneppm@gmail.com ©PPM Associates 2011


VIA Types – for Silicon Interposers




Conformal Wet Etch – Large Area, Difficult to Control, Least Expensive



Conformal DRIE Etch – Smaller Area, Controlled Etch, Slightly More Expensive



Conformal Tented – Small Area, Difficult to Control, More Expensive due to polymer cost



Conformal Plugged – Small Area, Challenge to Plug, More Expensive due to polymer and plug cost



Filled Via – Small Area, Plating is long and difficult to Control, Higher Stress, Most Expensive




PPM Associates, Mtn View, CA
Semiconductor Intellectual Property Consultants
oneppm@gmail.com

©PPM Associates 2011

2.5D Product Examples – Virtex 7

Meaning they Do benefit from interposers




PPM Associates, Mtn View, CA
Semiconductor Intellectual Property Consultants
oneppm@gmail.com



18

2.5D Product Examples


Analysis of the new Xilinx Virtex7. The graph shows the costs of various options considering tested and yielded silicon, the package laminate and assembly. It shows the benefit of having taken a large piece of silicon and partitioning it into 4 smaller die. In the baseline option, the silicon grossly dominates the cost of the device, followed by the cost of the laminate and the assembly. The 2.5D option shows the incremental cost of the silicon interposer and a much lower cost of the four smaller die. This is a strong case for the yield impact of large die. It's estimated that the yielded cost of the 2.5D assembly is about half that of the current monolithic solution.



Possible Network Processor



Source: W. T. Bottoms 3MTS



2.5D Interposer Specs

| | Today | In ~ 5 years | Possibly > 5 years |
|----------------|------------------------|------------------------|------------------------|
| Substrate Mtl. | Silicon | Silicon | Silicon or Glass |
| Size | 200mm | 300mm | > 300mm |
| Thickness | 300 – 400um | 300 – 400um | 200 – 300um |
| Via Diameter | 60 to 80um | 40 to 60um | <40um |
| Aspect Ratios | 5 to 1 | Range of 5 - 10 to 1 | Range of 5 - 10 to 1 |
| Plating | Conformal or Filled Cu | Conformal or Filled Cu | Conformal or Filled Cu |
| Insulator | Oxide or Poly | Oxide or Poly | Oxide or Poly or NONE |
| RDLs | 1 to 2 | 2 to 3 | >3 |

PPM Associates, Mtn View, CA
Semiconductor Intellectual Property Consultants
oneppm@gmail.com

©PPM Associates 2011 22

There's Too Many Flavors and Options!

In every transition in technology we suffer a period of
Too Many Options

- Wirebond
- FlipChip – Solder
- Flipchip – Conductive Epoxy
- Flipchip – Copper Pillar
- Wraparound WLP
- Stud Bumping
- Conformal TSV
- Filled TSV



Conclusion

- 3D and 2.5D is an exciting extension to the IC packaging world.
- The roots are with the MCMs of the early '90s
- Which means demons like lack of KGD still lurk
- Too many options exist and the infrastructure still needs growth
- Interposers (2.5D) aren't just a stepping stone to 3D