

eda2asic

Survey and Review of 2.5/3D IC Packaging Technologies Part 1 - Overview

IEEE/CPMT, April 9, 2014

Herb Reiter, eda2asic Consulting, Inc.

herb@eda2asic.com

4/21/2014

1

eda2asic

AGENDA

Part 1

Introduction

Why Complement "2D Silicon Designs" with ...
... 2.5D and/or 3D-IC Packaging Technology

Designs Completed // in Progress and Future
Business Considerations


Summary and Q & A

Part 2

Deep Dive into Topics of Interest

4/21/2014

2



eda2asic "House-Keeping"

Keep the meeting interactive & relevant for YOU

Flip Chart to capture "Q's" – and discuss "A's" later

Soft-copies of the slides will be made available


Web-pointers on slides lead to further details

Appendix: 3D books, conferences, R&D partners

Part 2 will be a deep dive into topics of interest

4/21/2014 4

eda2asic Two New Packaging Alternatives



Side-by-side dice on an Interposer, also called "2.5D-IC"

Vertically stacked dice, called "3D-IC"

Source: YOLE <http://www.i-micronews.com/lectureArticle.asp?id=8836>

4/21/2014 5

eda2asic





<http://www.intel.com/technology/mooreslaw/>


Why Complement "2D Silicon Designs" ...
... with 2.5D and/or 3D-IC Packaging Technology






2D 2.5D 3D

4/21/2014 6









eda2asic


...2.5D and 3D-IC Technology

4/21/2014 14

eda2asic

Packaging Evolution


-1980s



Mostek
MK 38P70


2,500 μm pin spacing

-1990s



PoP


-2000s



SiP

-2010s

2.5D IC
Die are face-down and side-by-side on interposer
Virtex 7000 Family




High-Bandwidth, Low-Latency Connections
Microbumps
Through-Silicon Vias (TSV)
Cu Bumps

28 nm FPGA Die (SLFR)
88 nm Silicon Interposer
Package Substrate
BGA Solder Balls

Source: Xilinx

Vertically Stacked Die: 3D
Die interconnected with TSVs in Assembly
Hybrid Memory Cube / Wide I/O Stack



Logic Layer

Source: HMCC

- 25 μm spacing


4/21/2014
15

eda2asic

Multi-Physics Design Challenge

Materials	CTE (ppm/ $^{\circ}\text{C}$)	Young's Modulus (GPa)	Poisson's Ratio
Silicon	2.8	131	0.28
Copper	17.0	117	0.35


http://www.future-fab.com/documents.asp?d_ID=4988



Performance and Reliability

Source:
A. Wilde, P. Schneider, P. Ramm, DTC 2010
4/21/2014

16



eda2asic Benefits of Higher Value Packaging

Value Propositions for Specific Segment

Market	Benefit	Low Power Dissipation	High Bandwidth CPU <-> DRAM	Low Latency IC <-> IC	Heterogeneous Integration	Form-factor
Cellphones and esp. Smartphones		★ ★ ★	★ ★	★	★ ★	★ ★ ★
Compute Servers, Network Routers		★ ★	★ ★ ★	★ ★ ★ ★	★ ★	★
Tablets and other Mobile Devices		★ ★	★ ★	★	★ ★	★
Standard PCs and Workstations		★ ★	★ ★	★	★	★
Automotive Applications		★	★ ★	★ ★	★ ★	★


Additional decision factors: Unit Cost, System Cost Savings, NRE, Time-to-profit, Risk,...



4/21/2014 ★★★★★ Extremely Valuable ★★★ Very Valuable ★ Valuable 18

eda2asic **Comparison of 2.5D and 3D-ICs**

Criteria	2.5D	3D	Comments
Unit Cost		Lower	Interposer adds to 2.5D cost
Development cost & time	Lower		Fewer placement considerations
Bandwidth		Higher	Many <u>short, vertical</u> connections
Latency		Lower	- - -
Power Dissipation		Lower	Shorter connections → Lower RC loads
Form-Factor		Smaller	3D needs less board-space
Cooling Challenges	Fewer		Every die directly accessible
Design Flexibility	Greater		Interposer gives additional freedom
Testability	Easier		Every die easier accessible
Current Proto Capabilities	Better	*	*: 3D memories are ready NOW
Current Production Capacity	Check !	Check !	Production supply chain emerging
Overall Risk, currently	Lower		2.5D needs fewer <u>new</u> capabilities
Need for standards	Lower		Vertical stacking: More coordination

4/21/2014 2.5D and 3D solutions can be combined in one IC package ! (5.5D ??) 19





eda2asic A: **Xilinx Saves Significant Power**

- Virtex 2000T – 2 million logic cells
- 4-layer metal Si interposer with TSV
- 4 FPGA sub-die in package
- >10,000 inter-die connections
- In production since 2011

Power of these 4 FPGAs: **18 Watts**
Versus 120 Watts if **individually** packaged



- Modularity
- Much better yields versus one large die
- Speed- and power binning possible

Courtesy: Xilinx

Page 16
4/21/2014

23

eda2asic A: **Xilinx Integrates Digital and Analog**
in a 2.5D-IC

Virtex-7 H580T Heterogeneous FPGA announced May 30, 2012

Two FPGA slices and up to sixteen 28 Gbps and seventy-two 13.1 Gbps transceivers

Single-package solutions for addressing key Nx100G and 400G line card applications



http://www.eetimes.com/electronics-products/electronic-product-reviews/fpga-pld-products/4374071/Xilinx-ships-the-world-s-first-heterogeneous-3D-FPGA?cid=NL_EETimesProducts

4/21/2014

24

eda2asic A: Xilinx Integrates an Entire System

March 2014:

The diagram illustrates the Xilinx ZYNQ UltraSCALE architecture. A central horizontal bar labeled "Coherent Interconnect" connects various functional blocks. On the left side, blocks include "Security & Safety", "System Management", "Graphical Video/Image", "Real-Time Control", and "Waveform/ Packets". On the right side, blocks include "Application Processors", "FPGA", "AMS", "Memory", and "Power Management". The top right corner features the "ZYNQ UltraSCALE" logo. The text "ASiC-class Performance" is written vertically on the right. "Abstract Programming" is written at the top left with a curved arrow pointing to the top blocks. "Right Engines for the Right Tasks" is written at the bottom left. A URL is provided at the bottom left: http://www.electronics-eetimes.com/en/xilinx-lays-grounds-for-16nm-fpgas-with-new-architecture.html?cmp_id=7&news_id=222920270

4/21/2014 25

eda2asic A: Cisco Integrates Logic and Photonics

Saves significant PCB space and cost with 2.5D-IC

The diagram shows a 3D perspective of a 2.5D-IC package. It features a central "Si Interposer" (circled in red) which connects to various photonic components. Labeled components include "Laser", "Lens", "Isolator", "Waveguide", "Modulator", and "Multiplexor".


http://www.eetimes.com/electronics-news/4405844/Cisco-packs-silicon-photonics-on-3-D-ICs?cid=NL_EETimesDaily

Source: Bill Swift Presentation at DesignCon, January 2013

eda
2
asic


A: STEricsson Increases Bandwidth and saves significant power with 3D-IC

Wioming Test-Chip



<http://eda360insider.wordpress.com/2011/12/14/3d-week-wide-io-sdram-network-on-chip-multicore-tsv-asynchronous-logic-3d-soc-stack-from-cea-leti-and-st-ericsson-hits-all-the-advanced-notes-can-you-say-tour-de-force/>

D43D Grenoble - June 30 2011 – Georg Kimmich



JEDEC (JC 42.6) released Q4, 2011 the **Wide I/O 1 Standard**

It offered **TWICE the Bandwidth** at the same Power Dissipation as LPDDR2

Drivers of the Wide I/O 1 standard: Samsung, Elpida, Hynix, Micron, Qualcomm, TI, Intel, AMD, ST, Apple, Advantest,... BUT it was too costly for use in smartphones

Wide I/O 2 discussed in 2012/13, 3rd, lower cost version considered at JEDEC now


4/21/2014
27

eda
2
asic

A: Samsung Increases Performance and saves significant power with 3D-IC

• **World's 1st AP using Widcon & TSV**


Samsung calls Wide I/O "Widcon"



Performance

Higher Bandwidth


Higher is Better



Power

Longer Battery Life

Lower is Better



*Source : Samsung Electronics Co., Ltd., JEDEC, 2013 1Q

http://www.samsung.com/us/aboutsamsung/investor_relations/ir_events/analyst_day/# Presented at Samsung Analyst Day in Nov 2013
 and: <http://www.samsung.com/global/business/semiconductor/minisite/Exynos/media.html>


4/21/2014 28

eda2asic **B: 2.5D Opportunity**

COMPONENTS Samsung Galaxy S4 COMMUNICATIONS BOARD, FRONT

- Samsung Exynos S410
- Samsung K3QF2F200C-XGCE
- Intel PMB9820
- Samsung KMV3W00LM-B310
- Samsung S2MPS11**
- Wolfson Micro WM5102E
- SIMG (Silicon Image) S48240
- Atmel UC128L5-U
- Broadcom BCM4335

Lots of passives surround the PMU and consume board-space




TECHINSIGHTS

4/21/2014 http://www.edn.com/contentetimes/images/dylan/0_galaxys4_tear-down/0comm_front.jpg 29

eda2asic **B: 2.5D Opportunity**

Smart multi-sensor module with 9 degrees of freedom
The INEMO-M1 is the first 9-axis motion sensing system-on-board (SoB) of the iNEMO module family. Offered by STMicroelectronics.



<http://www.mouser.com/ProductDetail/STMicroelectronics/INEMO-M1/?qs=Ld7sMN6XJzBkBXAOoBXvJA%3D%3D>

4/21/2014 30

eda2asic C: Concept of Monolithic Integration

Stacking of functions is performed in a wafer fab




Illustration: Erik Vinselink

Second Story: This monolithic manufacturing scheme, developed by CEA-Leti, builds two tiers of circuitry using silicon from two separate wafers. (Some steps are not shown.)


1. The first layer of transistors—and the metal wires used to connect them—is built on a silicon wafer.
2. The circuitry is coated with a layer of oxide to serve as electrical insulation.
3. A new wafer containing a layer of oxide sandwiched between two layers of silicon, one thick and one thin, is bonded upside down on the first layer.
4. The bulk of the wafer and oxide are removed, and a second layer of circuitry is built on top of the remaining silicon.
5. Holes are etched down through the stack and filled with metal. The resulting interconnect can wire two layers together [left] or access each layer individually [right].

4/21/2014


<http://spectrum.ieee.org/semiconductors/design/the-rise-of-the-monolithic-3d-chip>

31

eda2asic C: Monolithic Integration of a 3D-IC



http://www.theregister.co.uk/2013/04/22/sandisk_q1_2013/



<http://semimod.com/blog/2014/01/29/3d-nand-to-10-nm-and-beyond/>

Monolithic Integration needs to be performed in a wafer fab
Achieves significantly smaller geometries versus dice stacking in assembly
Currently only in development and use for Memories

4/21/2014

32

eda2asic C: Inductive and Capacitive Coupling




Fig. 15: 3D IC Inductive coupling




Fig. 16: 3D IC capacitive coupling

Source:

Vol 05, Article 02223; February 2014
<http://ijves.com>


International Journal of VLSI and Embedded Systems-IJVES
ISSN: 2249 – 6556

4/21/2014

For inductive coupling also see: <http://www.thruchip.com/index.htm>

33

eda2asic System Integration with 2.5D & 3D-ICs



Source: Rao Tummala, Georgia Institute of Technology, 3D Systems Packaging Research Center, Oct 2010

4/21/2014

34

eda2asic

Business Considerations

4/21/2014 35

eda2asic 2D SoC, 2.5D or 3D-IC

Business

- Market Value
- Time to Profit
- Internal Resources



Technical

- Power Dissipation
- Battery Life
- Size + Weight
- Formfactor
- Integration of Logic + Memory + Analog + MEMS,...

Supply Chain

Materials, Equipment, Manufacturing Flows, Design Flows, Business Models

4/21/2014 36



- **Major challenges IF we only follow Moore's Law**
 - Complexity limit, Latency, Bandwidth, Flexibility, Cost, Risk,...
- **2.5D/3D-ICs are gaining significant momentum**
 - 450 and EUV are delayed...; $\leq 20\text{nm}$ \rightarrow high NRE, high wafer cost
 - + Power Density, Testability, Supply Chain, Cost,... being addressed
- **2D Chips are the Building Blocks for 2.5D/3D-ICs**
 - + Die-level IP-reuse will help reducing NREs and time-to-profit

4/21/2014

39

Thank You !!!

Q & A

4/21/2014

40