# Design and Analysis of Chiplet Interfaces for Heterogenous Systems

Wendem Tsegaye Beyene IEEE EPS Distinguished Lecturer

EPS SCV Technical Talk Feb. 11, 2021

EPS SCV 2021





# Recent High-Performance Chips Heterogeneous integrations on silicon substrates (Chip-on-Wafer-on-Substrate (CoWoS )) or Embedded Multi-Die Interconnect Bridge (EMIB) Heterogeneous integrations on organic substrates using finer metal line width and spacing (say 5 μm) at high yield Intel Agilex Partitioned FPGA Xilinx Virtex Partitioned FPGA AMD Fiji GPU & HBM integration Cisco's ASIC & HBM integration

### Outline

- Introduction
- Chiplets
  - Advantages and disadvantages
- Types of Interposers
  - Channel: signal integrity
  - Power distribution network: power integrity
- Chiplet Interface
  - I/O characteristics
  - Source-synchronous parallel interface
- Supply noise
  - Jitter analysis
- Conclusions

































High-Density Multichip Packaging Interconnect," IEEE CPMT Oct. 2019 18

## **Current Chiplet Interfaces**

- Chiplet interfaces in high-performance applications, such as memory and processor systems, run at 2 Gbps and higher
  - Closely integrating multiple chips using extremely wide bus
  - Improving performance by simplifying communication and clocking
  - Greatly improving bandwidth, power efficiency, latency due to proximity

Chiplet Interface	Intel AIB	Intel MDIO	TSMC LIPINCON	HBM2E	USR
Bandwidth per pin [Gb/s]	2	5.4	8	3.2	>32
Bandwidth density[GB/sec/mm <sup>2</sup> ]	150	198	320		
I/O Voltage swing [V]	0.9	0.5	0.3	1.2	1.2
PHY power efficiency [pJ/b]	0.85	0.5	0.56	0.8	1.6
Latency [ns]	3.56			low	>37











### Jitter Budget (An Example) Items Jitter [%UI] • Supply noise, noise sensitivity, timing **PLL** Jitter 4% jitter of each subcircuit in the data and Calibration error 5% clock paths need to be calculate Clock tree 9% Phase interpolator 5% Can take significant time and memory to I/O register 6% obtain via transistor-level circuit simulation Pre-driver 5% VCC1 VCC2 VCCIO Level Shifter 3% 10 r TX & RX 27% 1-0-DQS Channel 17% Diva terpo VT variation 5% 0-1-DQSB Pha PLL Calibration Clock tree Interpola HVM 7% Margin 7% 24 UI : Unit Interval

















### Conclusions

- A heterogeneous integration solution can move us into the next semiconductor era
- Three types of interconnect designs using organic and silicon interposers (with and without TSV) are analyzed for heterogenous integration
  - Entirely new architectures using chiplets are possible
- · Low-power and low-latency chiplet interface is essential
- The die-to-die interconnects are very short, and the signal integrity does not pose a challenge at current data rates
- The huge increase in the transient current in multiple dies and the unique clocking architectures of such systems make the supply noise and power supply induced timing jitter the limiting factors

33

