Scalable Highly-Integrated Packaging for the 5G World: From Datacenters to Drones



Jeroen Duis Chief Commercial Officer



Bradley Snyder Principal Engineer




PHOTONIC ASSEMBLY

Content

- Introduction
 - Photonic Integrated Circuits
 - Photonics assembly vs Electronics
- PHIX
 - Packaging Examples
 - Scale up
- Technical Deep-Dive



What are Photonic ICs (PICs)?





From vertical integration to fabless: maturing on chip level


- Software tools available:
 - Synopsys, VPI, Photon Design, Nazca, Lumerical, Luceda, Mentor, Tanner etc
- R&D fabs are available with university's developing new building blocks
- Commercial fabs open for fabrication
 - InP:SMART Photonics, GCS, HHI, infineraSI:IMEC, Global Foundries, AIM, freescaleSiN:LioniX, Ligentec, IMECSiO:TEEM Photonics
- PDK's, and building blocks are maturing
- Design houses
 - Bright Photonics, VLC Photonics (Hitachi High Tech)
- MPW runs available for low entry access



A PIC by itself is not a product!

- Interfacing with fibers or free-space
- Interfacing with electronics
- Thermal interfacing
- Mechanical support






• Assembly is 60-80% of the costs



Photonic Integrated Circuits (the packaging technologies)




PHIX Mission

PHIX is to become a world leader foundry in packaging and assembly of Photonic Integrated Circuits (PIC's) by supplying PIC based components and modules in scalable production volumes.


- Initiated by Lion in 2017
- Started operations in 2018
- Specialized in hybrid PIC assembly and fiber array interfacing
- Independent pure play packaging facility






PHIX competences

- Product design for assembly
- Manufacturing
 - Die preparation
 - Die alignment and bonding
 - Electrical interfacing
 - Thermal Packaging
 - (PM) Fiber Arrays
 - High Power interfaces
 - Free Space packaging
 - Hybrid assembly
- Capital equipment sourcing and management





Automated fiber array assembly machine developed in conjunction with Fraunhofer IPT & Aixemtec









Wide variety of fiber array configurations

3.2µm MFD

- 2, 4, 8, 16, 24, 32, 40 fiber
- Single Mode, Multimode, Polarization Maintaining
- High NA, SMF 28 small core (visible)
- Pitches 127 & 250 microns standard
- Flat, 8 degrees, any custom angle
- Different connector interfaces FC, SC, LC, SMA

10µm MFD


Glass Interposer


- Different lengths, 1 m
- Spot Size Converter available

phix













Design for assembly; design guidelines






https://www.phix.com/our-offering/prototype-package/

Characterization Packaging Service














CPS Example: MPW customers






CPS Example - Quantum application






QuiX Quantum processor

- Universal multimode tunable interferometers.
- Wavelength range between 425 nm and 2350 nm.
- CPS Directly integrated into the control box





Hybrid integration; take the best of each PIC technology



5G World: From Datacenters to Drones


Automation of hybrid assembly of PICs through Ficontec




Full movie can be seen on PHIX youtube channel





Hybrid laser assembly






Lidar applications








- High Power laser integration challenges
- Power requirements feed 90V-30A
- Thermal management
- Placement of individual chips / wafer parts
- Hight tolerance stacking, VCSEL aperture, Lens, Prism
- Prism alignment <1 micron
- Frequency Modulated Continuous Wave Lidar



Biosensor application



Ultra sensitive sensor arrays

- Flip-chip assembly of VCSEL's and detector arrays through grating couplers
- Cancer diagnostics

Scalable automation







Depending on your volume requirements



The possibilities are endless, what application will you drive



j.duis@phix.com








Deep-Dive Topics

- Integration Trends for Photonics
- Introduction to TERAWAY
- Thermal Configurations for Highly-Integrated Systems
- Active Cooling Design with Peltier TECs
- Antenna Rod Placement






Integration Trends

Devices

Systems

Individually-packaged devices





👤 123RF



Every component (resistor, transistor, laser, PD, splitter, modulator) in its own package and connected with discrete fibers, wires, flex or PCB traces.

Circuit/system is built out of discrete components.

Scalable Highly-Integrated Packaging for the 5G World: From Datacenters to Drones


Integrated circuit in package with "hard parts" outside



Components that can be monolithically integrated (resistors, transistors, splitter, modulators) are in one package or even one die.

Components with special requirements are kept separate ("Light as a utility" laser, extremely-cold photodetectors)

Everything in the package



Hybrid (Luxtera, Mellanox), Heterogenous (Intel) integration of light source

Monolithic single-photon detector (PsiQ)

Hybrid integration of many disparate components (<u>TERAWAY</u>/POETICS)

26



Terahertz technology for ultra-broadband and ultra-wideband operation of backhaul and fronthaul links in systems with SDN management of network and radio resources

Topic: 5G Long Term Evolution

Type: RIA

Call: H2020-ICT-2019-2

Contract No: 871668

Start date: 1 November 2019

Duration: 36 Months



Funded by the Horizon 2020 Framework Programme of the European Union under the Photonics Public Private Partnership




TERAWAY Consortium



12 Partners6 EU countries

- 3 Large Companies
- 4 SMEs
- 2 Industry-oriented Research Institutes
- 3 Academic Organizations



TERAWAY Project



A new disruptive generation of photonic-enabled THz transceivers for highcapacity BH and FH links in 5G networks.

Vision- Concept

"enabling industrialization of THz wireless communication technology"

- Development of a common technology base for the generation, emission and detection of wireless signals in the THz (252-322 GHz) and W/D bands
- Multi-channel, ultra-wide band transmitters: Generation/emission of THz/W/D signals with selectable symbol rate, high bandwidth and of high transmission reach
- Multi-channel, ultra-wide band receivers: Detection of THz/W/D band signals and their direct down-conversion to baseband
- Integration of the nodes inside a functional network system of high-flexibility and efficiency: New network management platforms (based on SDN) and an extended control hierarchy to perform the management of the network and radio resources.

TERAWAY Project



A new disruptive generation of photonic-enabled THz transceivers for highcapacity BH and FH links in 5G networks.

Application- Demo scenarios

Communication and surveillance coverage of outdoor mega-events using fixed and moving nodes in the form of heavy-duty drones, carrying either gNBs or solely their radio parts.




TERAWAY high-capacity W/D/THz transceivers



Hybrid photonics-based platform for ultra-wideband signal generation and emission

Objective 1

Objective 2



Scalable Highly-Integrated Packaging for the SG World: From Datacenters to Drones

1. Optical carrier generation unit

Tunable Lasers (TLs): Free selection of the emission wavelength over a range of more than 10 nm

2. Optical phase locking unit

Optical Frequency comb generator (OFCG) + optical circuit: low phase noise

3. Optical modulation unit

Phase Modulators for • low-capacity links (2.16 GHz bandwidth) and • IQ Modulators for high-capacity links (25.92 GHz)

4. Optical filtering unit

5. Optical multi-beamforming unit

Independent steering of the transmitted wireless beam

6. Optical amplification, frequency up- conversion and wireless emission unit

Use of semiconductor optical amplifiers, PIN- photodiodes as photonic mixer and bow-ties antennas

TERAWAY high-capacity W/D/THz transceivers




Hybrid photonics-based platform for ultra-wideband signal detection and reception

Objective 3

- 1. Optical carrier generation unit Same as transmitter
- 2. Optical frequency comb generator unit Same as transmitter
- 3. Optical phase shift unit Introduction of 90° phase difference between copies of the same optical carrier
- 4. Wireless detection and IQ photonic mixing unit

Use of bow-tie antennas with silicon lenses and photoconductive elements for down-conversion to the baseband Development of low-noise and high bandwidth TIAs

Receiver



TERAWAY Modules



Multi-channel transceiver Modules with total capacity up to 241 Gb/s


Objective 4 Development and integration of 4 Transceiver Modules

- Modules -1, -2 (Precursor units)
- Modules -3, -4 (Main Transceiver Modules)

S	TERAWAY Module	Tx Module-1 (Precursor)	Tx Module-2 (Precursor)	Tx Module-3 (Main Module)	Tx Module-4 (Main Module)
SUC	# of channels	1	1	2	4
ati	IF or baseband	IF	Baseband	1 IF / 1 Baseband	2 IF / 2 Baseband
IfiC	Symbol rate (Gbaud)	~1.5	18	1.5 / 18	2x1.5 / 2x18
6 C	Modulation format	Up to 256-QAM	Up to 64-QAM	256-QAM / 64-QAM	256-QAM / 64-QAM
Sp	Total bit rate (Gb/s)	~ 12.5	108	120.5	2x120.5
еШ	OBFN	NO	1x4 Blass matrix	2x16 Blass matrix	4x16 Blass matrix
∕st∈	Electrical units	Modem, CU			
Ś	Operation band	W/ D/ THz			

TERAWAY Systems Engineering





Work plan - Roles of partners



Modules development, DSP toolbox

- Development of the transceivers
- Integration and packaging of the transceivers
- Integration and packaging of the Modules
- Development of DSP tools and algorithms
- Testing of Modules in lab



Network management, Nodes development, System experiments & Field trials

- Network management & slicing techniques
- Development of SDN agents
- THz propagation models, localization techniques, link establishment
- Integration and packaging of the Nodes
- Testing of Nodes in campus



Work plan - Roles of partners



Modules development, DSP toolbox

- Development of the transceivers
- Integration and packaging of the transceivers
- Integration and packaging of the Modules
- Development of DSP tools and algorithms
- Testing of Modules in lab



NTRACOM

TELECON

Ferdinanc Braun Institut

БΕ









TERAWAY Module 1 Physical Model

Transmitter





TERAWAY Module 1 Thermal Breakdown



Scalable Highly-Integrated Packaging for the 5G World: From Datacenters to Drones

* For curing and solder reflow in later assembly steps

TERAWAY Module 1 Thermal Breakdown

Transmitter components	Max. Power Consumption (W)	Max. Heat Dissipation (W)	Operating Temperature (°C)	Maximum Temperature* (°C)	
Tunable lasers (InP, 3x)	6.9	3.9	25		tograted approach
Phase modulator (InP) (incl. driver)	2.0	2.0	20-50		tegrated approach, itive components
TriPleX (SiN)	2.0	2.0	25-60		partitioned from
Antenna chip (InP)	1.0	0.8	25		t generate a lot of
Photonic motherboard (PolyBoard)	0.65	0.65	25		are less sensitive.
Receiver components	Max. Power Consumption (W)	Max. Heat Dissipation (W)	Operating Temperature (°C)	to bring t	enge of TERAWAY is hem together in a cegrated system.
Tunable lasers (InP, 3x)	6.9	3.9	25	100	
Phase modulator (InP)	2.0	2.0	20-50	260	
Antenna chip (InP) (incl. TIA)	1.0	0.8	25	100	PNIX
Photonic motherboard (PolyBoard)	0.7	0.7	25	100	

Thermal Management Configurations

The default scenario is a TEC and heat sink mounted directly to the package submount of the module. However, ...






Scalable Highly-Integrated Packaging for the 5G World: From Datacenters to Drones

- If the components could operate around 50 °C, we could avoid having a TEC altogether and use just one heat sink.
- Temperature could be regulated by controlling the fan speed, which would in turn change the thermal resistance of the fan.
- Thermal time constant of this modulation would need to be considered.



Collective Heat Sinking with Heat Pipes







- It may make more sense to make a full systemlevel design for heat management rather than handling it module-by-module.
- Transceiver interface to the global heat management can be realized by (Cu) heat pipes.
- This enables larger heat sinks in more convenient locations and increased heat removal.

* Source: Any PC Part via https://www.msi.com/blog/laptops-101understanding-what-goes-into-designing-an-efficient-laptop-cooling-solution



Summary of options

Initial design was performed with first option, but elements of third were added in anticipation

of final design.










	TEC + Heatsink directly on optical module	Heatsink only directly on optical module	TEC at optical module with heat pipe to system-wide heatsink
Operating Temperature	20 – 25 °C	50 °C	20 – 25°C
Mechanical concerns	Bulky, may block beam steering, not scalable to later modules	Bulky, may block beam steering, not scalable to later modules	Minimal mechanical intrusion, scalable
Design complexity	Moderate	Simple	Requires full-project coordination
Cooling response time	Quick	Slow	Quick
Thermal isolation	High	High	Potential for aggressor effect
			phix
		This option was ruled out	
able Highly-Integrated Packaging for the		because it didn't meet	16-6-2021 42
World: From Datacenters to Drones		temperature requirements.	10-0-2021

A few points on TECs (or why you don't have one in your refrigerator)



Scalable Highly-Integrated Packaging for the SG World: From Datacenters to Drones


• TECs are made for high temperature differences and small loads

- They are great for cooling and stabilizing tiny semiconductor lasers in dry N₂ hermetic packages
- TECs are inefficient
- TECs don't make heat disappear!
 - They just move it around and allow you to stabilize temperature in a closed loop
 - Heat sinks are required to get heat out of the system efficiently
- The heat sink is in many ways more important than the TEC



The vicious cycle of TECs

We start here with Heat load or **TEC** becomes a high heat load temperature less efficient delta goes up TEC1-12706 TEC Hot side generates temperature more waste goes up heat Heat sink has to dump more heat



0.0

0%

113.2

40%

56.6

20%

169.8

60%

226.4

80%

Heatload, W

% from Qmax

Heatload, W	0.0	60.9	121.8	182.7	243.6	
% from Qmax	0%	20%	40%	60%	80%	

10.0

12.0

14.0

45

Imax

A

12.8

W

304.6

Umax

V


39.6


Start Drawing Lines Q = ~ 5% Q_{max} ΔT = 15.39 °C

- 1) Draw horizontal line at ΔT
- Walk horizontally along that line. 5% is about a quarter way between 0% and 20%.
- Follow that line down to find the voltage and current operating points, again about quarter way between two plot lines.
- 4) Calculate waste heat:

7(?) V * 1.7 A = **12 W**


Scalable Highly-Integrated Packaging for the 5G World: From Datacenters to Drones





Heatload, W	0.0	60.9	121.8	182.7	243.6	
% from Qmax	0%	20%	40%	60%	80%	


Neither of these are exactly our case... Graphs are hard to read...




Drawing Lines Again Q = ~ 5% Q_{max} ΔT = 21.7 °C

- 1) Draw horizontal line at ΔT
- Walk horizontally along that line. 5% is about a quarter way between 0% and 20%.
- Follow that line down to find the voltage and current operating points, again about quarter way between two plot lines.
- 4) Calculate waste heat:
 9(?) V * 2.5 A = 22.5 W

Scalable Highly-Integrated Packaging for the 5G World: From Datacenters to Drones





Heatload, W	0.0	60.9	121.8	182.7	243.6	
% from Qmax	0%	20%	40%	60%	80%	

- Repeat the process until it converges...
- A Peltier with "perfect" heat sinking can have properties like this:

	Parameters								
Туре	∆Tmax [K]	Qmax [W]	Imax [A]	Umax [V]	T [S]	R [Ohm]	Cold Size [mm ²]	Hot Size [mm ²]	Height [mm]
2x1MC06-142-03	67	104.05	5.06	34.72	0.98	5.03	25.0x25.0	25.0x25.0	1.39

• But when an actual heat sinking situation is applied, the properties change to this:

Type Cold Size Hot Size Height ∆Tmax [K] Qmax [W] Imax [A] R [Ohm] Umax [V] T [S] [mm²] [mm²] [mm] 2x1MC06-142-03 28.16 2.14 18.51 0.95 25.0x25.0 32 5.03 25.0x25.0 1.39 Thot = 300.0 [K], AIR, Heat Sink


Q_{max} went from **104 W** down to **28 W**(!)

Scalable Highly-Integrated Packaging for the SG World: From Datacenters to Drones




Peltier Calculation (A Better Way)

- RMT Ltd. has a software called TECcad Lite that is good but only works for their TECs
- We wrote <u>in-house software</u> to scrape the data sheets of several vendors and interpolate them:




Peltier Calculation (A Better Way)

 Our software builds operating point maps and does the iteration to find optimal solutions



Peltier Calculation (A Better Way)

• In the previous example, if we improve the heat sink from 0.51 K/W to 0.25 K/W, the design now converges




Summary of options (reminder)


Initial design was performed with first option, but elements of third were added in anticipation

of final design.










	TEC + Heatsink directly on optical module	Heatsink only directly on optical module	TEC at optical module with heat pipe to system-wide heatsink
Operating Temperature	20 – 25 °C	50 °C	20 – 25°C
Mechanical concerns	Bulky, may block beam steering, not scalable to later modules	Bulky, may block beam steering, not scalable to later modules	Minimal mechanical intrusion, scalable
Design complexity	Moderate	Simple	Requires full-project coordination
Cooling response time	Quick	Slow	Quick
Thermal isolation	High	High	Potential for aggressor effect
		This option was ruled out	phix

Scalable Highly-Integrated Packaging for the SG World: From Datacenters to Drones This option was ruled out because it didn't meet temperature requirements.

16-6-2021

Thermal Management Sizing – Heat Sink







Part Number	Wakefield Solutions HSF-55-45-B-F
Footprint	55 mm x 55.1 mm
Thermal resistance	0.51 K/W


For this small of footprint, this is the best we could find.



54

Thermal Management Sizing – Heat Sink







Part Number	Wakefield Solutions HSF-55-45-B-F				
Footprint	55 mm x 55.1 mm				
Thermal resistance	0.51 K/W				

For this small of footprint, this is the best we could find.




55

Peltier Calculation (Real Case)



- This time we use the real heat sink and a double heat sink from RMT Ltd. with "ideal" $\rm Q_{max}$ of 104 W.



SG World: From Datacenters to Drones

Thermal Management Performance – TEC





		Parameters							
Туре	∆Tmax [K]	Qmax [W]	Imax [A]	Umax [V]	T [S]	R [Ohm]	Cold Size [mm ²]	Hot Size [mm ²]	Height [mm]
2x1MC06-142-03	32	28.16	2.14	18.51	0.95	5.03	25.0x25.0	25.0x25.0	1.39

Thot = 300.0 [K], AIR, Heat Sink

	Module 1 Operating Point #1								
	Max Heat Load (W)	17.0							
	Cold Side Temp (K)	293.50							
	Cold Side Temp (°C)	20.35							
	Heat Sink Temp (°C)	43.45							
	τες Δτ (κ)	23.10							
	System ΔT (K)	6.50							
	Current (A)	1.47							
	Voltage (V)	10.6							
-	Power Consumption (W)	15.6							

Module 1 Operating Point #2


17.0
298.15
25.00
39.91
14.91
1.85
1.11
7.8
8.6

System ∆T is the difference in temperature between the cold side of the TEC and the ambient environment. In this case, ambient was taken as 300 K.

Thermal resistance of ~ 0.51 K/W to ambient is assumed. The rest of the system will need to guarantee this.

Thermal Management – Mechanical Design 5G transceiver to be mounted in drone






The initial design was then adapted to include some elements of heat piping in anticipation of a system-wide heat pipe design for the final drone with collective heat sinking taking advantage of, e.g., drone propellers.

Thermal Management Sizing – Heat Pipe







Original heat sink and fan replaced with lower-profile version: HSF-55-27-B-F (Thermal Resistance = 0.81)

Module 1 Heat Dissipation 40 Heat Spreader Width (mm) Heat Spreader Thickness (mm) 7 Incremental Thermal Resistance (K/W·mm) 9.3E-3 Longest Path TEC -> Heat Sink (mm) 22 Heat Spreader Thermal Resistance (K/W) 0.20 Heat Sink Thermal Resistance (K/W) 0.81 Total Thermal Resistance (One Side) 1.01 **Total Thermal Resistance (Two Sides in Parallel)** 0.51

This is based on a worst-case analysis. In reality, the heat dissipation of the heat spreader itself will help with cooling.




59


Thermal Management Verification



Fans on

<u>Fans off</u>






Scalable Highly-Integrated Packaging for the SG World: From Datacenters to Drones




Antenna Rod Placement – High-level Problem Description



Scalable Highly-Integrated Packaging for the SG World: From Datacenters to Drones

Antenna rods


Underside of multi-chip assembly



- We need to attach antenna rods to the underside of a multi-chip assembly with accuracy on the order of 100 μm
- Attach is with UV cure adhesive (to be pre-dispensed)
- Initially, we will only do single rods, but eventually we will need to do arrays of 1 x 4 and 4 x 4




Antenna Rod Placement - Process Flow




Antenna Rod Placement – First Trials




<u>Tool Head Prototype</u>





Sample assembly



Top of epoxy and lower surface of antenna rod through beam splitter



... helps guide customers from first prototypes to large-scale production
... serves customers over a wide range of application spaces, from datacoms/telecoms to sensing, medical and quantum computing
... participates in the TERAWAY EU project, in which disparate components are combined in a highly-integrated package
... tackles the complexities of thermal design for such packages
... enables the automated placement of challenging components

Scalable Highly-Integrated Packaging for the 5G World: From Datacenters to Drones



Questions???



PHOTONIC ASSEMBLY

TERAWAY Contacts



For more info, visit TERAWAY website

ict-teraway.eu

Project Coordination

Prof. Hercules Avramopoulos Institute of Communication and Computer Systems (ICCS) Photonics Communications Research Laboratory (<u>www.photonics.ntua.gr</u>) School of Electrical and Computer Engineering (Old building), NTUA 9 Iroon Polytechniou Str., GR-15780 Zografou Campus, Athens, Greece Tel: +30 210 772 2076 E-mail: <u>hav@mail.ntua.gr</u>

Dr. Maria Massaouti

Institute of Communication and Computer Systems (ICCS) Photonics Communications Research Laboratory Tel: +30 210 772 4454 E-mail: <u>mmas@mail.ntua.gr</u>

Christos Tsokos Institute of Communication and Computer Systems (ICCS) Photonics Communications Research Laboratory Tel: +30 210 772 2057 E-mail: <u>ctso@mail.ntua.gr</u>



66