

Package Technology, Design, and Methodology Challenges and Solutions for High Bandwidth Electronics Systems

Kemal Aygün

Intel Corporation

August 19, 2021


Outline

- Introduction
- 'Advanced' Packaging Technologies
- Challenges for Electrical Analysis & Design
- Summary

Outline

- Introduction
- Advanced Packaging Technologies
- Challenges for Electrical Analysis & Design
- Summary

The Age of Data (...before the 'Real' Age of Data)




yahoo!finance |

New data revealed that users flocked to streaming platforms in massive numbers last year as the COVID-19 pandemic took hold — with the entertainment giant one of the biggest beneficiaries. According to a new report from mobile analytics and market data company App Annie, time spent on video streaming apps on Android phones hit 935 billion hours in 2020 — a 40% increase from 2019 levels.

<https://www.statista.com/chart/17727/global-data-creation-forecasts/>

New Opportunities 'and' Challenges with 5G, IoT, & AI



Source: habana.ai



Source: intel.com



System/Network Connectivity Scaling


PATH TO SINGLE LANE




Reproduced with permission from Ethernet Alliance




Emerging
signaling
methods



NRZ




PAM-4



Coherent



- Network connectivity roadmaps are showing 200 Gb/s as the next target for per-lane SERDES speed
 - Significant challenge for package and system design!

Memory Bandwidth Scaling



- Memory bandwidth has been scaling both in terms of signaling rates and number of connections
→ Significant challenge for package and system design!

Heterogeneous Integration



PCB Integration

- Limited Interconnect Density → Limited BW
- Long Interconnects → Increased Power
- Large Form Factor

On-Package Integration


- Lower Power
- Higher Bandwidth
- Heterogeneous Integration of Multiple Nodes, Multiple IP, & Multiple Functions

→ Significant challenge for package technologies and package design!

Outline





- Introduction
- Advanced Packaging Technologies
- Challenges for Electrical Analysis & Design
- Summary

What is a (Electronic) Package?



- Package provides the connectivity and the space transformation between the die and the motherboard. It is also responsible for:
 - Maintaining fidelity of high speed signals (signal integrity), supplying adequate power (power delivery), and minimizing electromagnetic interference (EMI/EMC)
 - Helping with heat dissipation from the die and providing mechanical stability

Examples of Advanced Packaging

Embedded Multi-die Interconnect (EMIB)	Foveros Technology	Foveros Omni	Foveros Direct
			
bump pitch 50-40 microns	bump pitch 50-36 microns	bump pitch ~25 microns	bump pitch < 10 microns
<ul style="list-style-type: none">▪ leads industry▪ first 2.5D embedded bridge solution▪ products shipping since 2017	<ul style="list-style-type: none">▪ wafer-level packaging capabilities▪ first-of-its-kind 3D stacking solution	<ul style="list-style-type: none">▪ next gen Foveros technology▪ unbounded flexibility with performance 3D stacking technology for die-to-die interconnect and modular designs	<ul style="list-style-type: none">▪ direct copper-to-copper bonding for low resistance interconnects▪ blurs the boundary between where the wafer ends and the package begins

Source: intel.com



Terms you can hear:

FCBGA, FCLGA, FCCSP, WLCSP, FOWLP, PLP, eWLP, MCP, MCM, FO-MCM, SiP, EMIB, Co-EMIB, Foveros, Fovers OMNI, Foveros Direct, ...

Motivation

More and more complicated I/O circuits

Organic substrate with very low bandwidth density



2.5D package with simple I/O circuits

R. Mahajan et al., "Embedded Multi-die Interconnect Bridge (EMIB) -- A High Density, High Bandwidth Packaging Interconnect," 2016 IEEE 66th Electronic Components and Technology Conference (ECTC), Las Vegas, NV, 2016, pp. 557-565

- To enable high bandwidth density connection between dies on a package with simple I/O circuits and low power consumption → Works for 'short' lengths!
- We also need advanced packaging features such as very low loss materials, smooth copper, appropriate design rules, etc., for longer reach applications

Si Interposer Example














Figure 8: The received eye diagrams for the Si interposer HBM channel (a) without crosstalk and (b) with crosstalk.



W. Beyene, N. Juneja, Y. Hahm, R. Kollipara and J. Kim, "Signal and Power Integrity Analysis of High-Speed Links with Silicon Interposer," 2017 IEEE 67th Electronic Components and Technology Conference (ECTC), Orlando, FL, 2017, pp. 1708-1715
(Reproduced with permission of W. Beyene)

Si Bridge Example



R. Mahajan et al., "Embedded Multi-die Interconnect Bridge (EMIB) -- A High Density, High Bandwidth Packaging Interconnect," 2016 IEEE 66th Electronic Components and Technology Conference (ECTC), Las Vegas, NV, 2016, pp. 557-565

'More' Advanced Packaging Example: Co-EMIB




- Architecture to enable reticle sized base die & high-density bridge links to companion dies, increased partitioning opportunities
- Results in more challenges in design and analysis

Additional Reading


Heterogeneous Integration Roadmap	
2020 Edition	
2019 Edition	
ECTC 2019 Workshop Presentations	
Technical Committees	
Definitions	

Heterogeneous Integration Roadmap 2020 Edition


Interested in hearing the latest updates and news on the Heterogeneous Integration Roadmap? [Please sign up](#)




Chapter 2: High Performance Computing
<http://eps.ieee.org/hir>




Chapter 3: Internet of Things (IoT)
<http://eps.ieee.org/hir>




Chapter 4: Medical, Health and Wearables
<http://eps.ieee.org/hir>




Chapter 5: Automotive
<http://eps.ieee.org/hir>




Chapter 2 HPC




Chapter 3 IoT




Chapter 4 Medical




Chapter 5 Automotive




Chapter 6: Aerospace and Defense
<http://eps.ieee.org/hir>



Chapter 11 : MEMS and Sensor Integration
<http://eps.ieee.org/hir>



Chapter 13: Co Design for Heterogeneous Integration
<http://eps.ieee.org/hir>



Chapter 14: Modeling and Simulation
<http://eps.ieee.org/hir>

...




<https://eps.ieee.org/technology/heterogeneous-integration-roadmap/2020-edition.html>

Outline


- Introduction
- Advanced Packaging Technologies
- Challenges for Electrical Analysis & Design
- Summary

Package Modeling and Characterization Challenges

- As data rates increase and margins decrease, new phenomena that were insignificant in the past designs become significant
 - Frequency dependence of resistance losses and inductance for conductors
 - Non-ideal effects of the copper surface
 - Frequency dependence of dielectric permittivity and loss tangent
 - *New geometrical scales with new materials and processes*
- We need *validated models* that accurately predict these effects




Package Modeling-to-Measurement Correlation




C. S. Geyik et al., "Improved Package Modeling and Correlation Methodology for High Speed IO Design," 2016 IEEE 66th Electronic Components and Technology Conference (ECTC), Las Vegas, NV, 2016, pp. 985-991

- Comprehensive flow for an improved package modeling and correlation methodology is essential for efficient electrical design

Example Validation Results – Starting Point




Parameters	DSL
TW	20 μm
TT+DT1+DT2	65 μm
TS	60 μm
Length	(20, 30) mm



- With good dielectric, conductor, surface roughness models and a robust modeling methodology and tool, we can create accurate electrical models



Impact of Environmental Conditions



C. S. Geyik, Y. S. Mekonnen, Z. Zhang and K. Aygün, "Impact of Use Conditions on Dielectric and Conductor Material Models for High-Speed Package Interconnects," in *IEEE Transactions on Components, Packaging and Manufacturing Technology*, vol. 9, no. 10, pp. 1942-1951, Oct. 2019

- Capturing impact of environmental conditions requires a temperature and humidity dependent modeling and characterization flow

Impact of Environmental Conditions




C. S. Geyik, Y. S. Mekonnen, Z. Zhang and K. Aygün, "Impact of Use Conditions on Dielectric and Conductor Material Models for High-Speed Package Interconnects," in *IEEE Transactions on Components, Packaging and Manufacturing Technology*, vol. 9, no. 10, pp. 1942-1951, Oct. 2019

$$K_H^{\text{new}}(T, \delta, sr, a) = 1 + \frac{3}{2}sr \left(1 + \frac{\delta}{a} + \frac{\delta^2}{2a^2} \right)^{-1} + c_1(T - T_0)e^{-c_2\delta}$$

- Temperature dependent material properties and surface roughness models help further improve measurement to modeling correlation quality


Impact of Measurement Uncertainties



C. S. Geyik, M. J. Hill, Z. Zhang, K. Aygün and J. T. Aberle, "Measurement Uncertainty Propagation in the Validation of High-Speed Interconnects," 2020 IEEE 29th Conference on Electrical Performance of Electronic Packaging and Systems (EPEPS), San Jose, CA, USA, 2020, pp. 1-3

- Generating high-fidelity package electrical models requires precise modeling & measurement methods, environmental control, and understanding of uncertainties for each measurement

Accurate Signal Net Modeling for 2.xD Packages






* Y. Chu, J. Yu, and Z. Qian, "Robust and efficient RLGC extraction for transmission line structures with periodic three-dimensional geometries," IEEE EMC&SI 2015

Z. Qian, J. Xie and K. Aygün, "Electrical Analysis of EMIB Packages," 2018 IEEE 27th Conference on Electrical Performance of Electronic Packaging and Systems (EPEPS), San Jose, CA, USA, 2018

- Novel Fine features in 2.xD packages require new interconnect modeling methodologies

2.xD Packaging Electrical Analysis Methodology

- Accurate signal channel modeling
- Unique power delivery network modeling
- Unified framework for SIPI co-simulation



- Electrical analysis challenges of 2.xD packaging technologies range from extraction of very fine features to SIPI co-simulation which requires advanced modeling methodologies


Modeling for Product Design: Full-Package Example




- A typical product package can have:
 - 30x30 to > 50x50 mm form factor
 - 4-20+ layers
 - Hundreds or more IO nets/traces
 - 10s of distinct power delivery planes/shapes
 - >10k die bumps (FLI connections)
 - Few hundred to few thousand package balls/pads/pins
 - Dimensions range from few microns to ~1 mm
- May also need to include connectors and sockets

- Analysis of a realistic full-package is expected to result in 10s of millions of unknowns with varying length scales and material properties, AND hundreds of ports
- For practical purposes, this is an unsolved problem that has resulted in sub-optimal final designs, driven by long simulation times and/or limited simulation domains


Full-Wave Analysis of a Full-Package – An Example




4F Layer



2F Layer





Reduced-domain layered-medium
integral-equation* model
for a full-package



* C. Liu and A. E. Yilmaz, "A reduced-domain layered-medium integral-equation method for electronic packages," in Proc. IEEE EPEPS, Oct. 2019


Full-wave Analysis of a Full-Package – An Example




Reproduced with permission of Prof. A. Yilmaz from UT Austin

- Full-wave analysis of a package enables new package design optimization opportunities

Application of Machine Learning – An Example



Parameter		Unit	Min	Max
μ -via Diameter	$d_{\mu\text{-via}}$	μm	30	70
μ -via Pad Diameter	$d_{\text{pad}, \mu\text{-via}}$	μm	31	140
BU Layer Thickness	h_{BU}	μm	20	35
μ -via Top Antipad Radius	$r_{a, \text{BU}, \text{TOP}}$	μm	100	500
μ -via Bot. Antipad Radius	$r_{a, \text{BU}, \text{BOT}}$	μm	100	500
PTH Pitch	v_p	μm	300	1200
Core Thickness	h_{Core}	μm	100	1200
BU Copper Thickness	$t_{c, \text{BU}}$	μm	10	20
Core Copper Thickness	$t_{c, \text{CORE}}$	μm	11	40
PTH Diameter	d_{PTH}	μm	100	250
PTH Pad Diameter	$d_{\text{pad}, \text{PTH}}$	μm	110	500
PTH Top Antipad Radius	$r_{a, \text{PTH}, \text{TOP}}$	μm	50	500
PTH Bot. Antipad Radius	$r_{a, \text{PTH}, \text{BOT}}$	μm	50	500



COMPARISON OF MODELS ON TEST DATA FOR PTH MODEL

	DNN	S-TCNN	S-TCNN + CEL + PEL
NMSE	9.42% \pm 0.33%	5.08% \pm 0.31%	5.34% \pm 0.09%
Av. Causality Metric	7.49%	11.17%	100.0%
Range of σ_1	[0.615, 1.285]	[0.653, 1.131]	[0.607, 0.999]
Inference Time (for 1K broadband S-Params.)	0.26 s	0.13 s	0.91 s

H. M. Torun, A. C. Durgun, K. Aygün and M. Swaminathan, "Causal and Passive Parameterization of S-Parameters Using Neural Networks," in IEEE Transactions on Microwave Theory and Techniques, vol. 68, no. 10, pp. 4290-4304, Oct. 2020

- Emerging machine-learning algorithms for package modeling and design optimization

IEEE EPS TC-EDMS Packaging Benchmarking Suite



The header of the website features the IEEE logo, a 3D model of a microchip, a circuit board layout, and a cross-sectional simulation of a package. Below this is a navigation bar with links: Home, Repository, How To, Policy, and Contacts. There are also 'Sign up' and 'Log in' buttons.


Packaging Benchmark Suite

The Packaging Benchmark Suite by IEEE Electronics Packaging Society (EPS) Technical Committee on Electrical Design, Modeling and Simulation (TC-EDMS) aims to provide information about electromagnetic, electrical and circuit modeling and simulation problems encountered and the computational methods used when designing, analyzing, and developing electronic packages. As a result of advances in computer hardware/software infrastructure and computational electromagnetics, today, a large (and expanding) set of methods can be used to evaluate the electromagnetic performance of electronic packages. Indeed, a variety of commercial, freeware, and academic simulation tools are commonly used in electrical packaging. Publicly available verification, validation, and performance benchmarks like the IEEE EPS TC-EDMS Packaging Benchmark suite can

- help systematically combat the problem of the ubiquity of error
- inform the public as well as researchers and practitioners in the field about open problems and the state of the art solution methods
- lower barriers to entry for new researchers/methods
- reduce importance of subjective factors when judging simulation methods
- increase the credibility of the results obtained and claims made by computational scientists and engineers

<https://packaging-benchmarks.org/>


Available Problems



Two line graphs showing Magnitude (dB) vs Frequency (Hz) for Benchmark Problem 1. The left graph shows a magnitude between -40 and 0 dB from 0 to 40 GHz. The right graph shows a magnitude between -8 and 0 dB from 0 to 40 GHz. Both graphs have two overlapping curves, one blue and one red.

Benchmark Problem 1


Single-ended Microstrip Transmission Line Benchmark Problem



A 3D visualization of a plasma package benchmark problem, showing a complex internal structure with various components and a central cavity.

Benchmark Problem 2

Plasma Package Benchmark Problem



A top-down view of a circuit board layout for Benchmark Problem 3, showing a dense arrangement of components and interconnects.

Benchmark Problem 3

Package Power Integrity Benchmarking Problem

- Benchmark problems can help research community with new methods and tools

IEEE EPS Conferences



EPEPS 2021
The Design and Analysis Frontier for Electronic Packaging

30th Conference on Electrical Performance of Electronic Packaging and Systems

October 17th to 20th, 2021
A Virtual Event

CALL FOR PAPERS **PAPER SUBMISSION** **REGISTRATION** **VENUE** **CONFERENCE PROGRAM**

2021 EPEPS CONFERENCE
OCTOBER 17-20, 2021

EPEPS is the premier international conference on advanced and emerging issues in electrical modeling, analysis and design of electronic interconnections, packages and systems. It also focuses on new methodologies and design techniques for evaluating and ensuring signal, power and thermal integrity in high-speed designs. EPEPS is jointly sponsored by the IEEE Electronics Packaging Society, IEEE Microwave Theory and Techniques Society, and IEEE Antenna and Propagation Society.

GOLD SPONSORS

intel
nvidia
Qualcomm

SILVER SPONSORS

CALL FOR PAPERS
Attend Conference
Conference Program
EPEPS 2020 Program
Paper Submission
Registration
Tutorials & Industry Sessions
Sponsorships/Exhibits
Awards
EPEPS Logo
Contact Us
EPEPS Committees
EPEPS Network

<http://www.epeps.org/>

<https://www.linkedin.com/groups/86343/>



SPI 2021 – 25TH IEEE WORKSHOP ON SIGNAL AND POWER INTEGRITY
May 10-12 2021 – Virtual Online Conference

Home Committee Call for Papers Submission Registration Info Sponsors About

OVERVIEW

Over the past two decades, the IEEE Workshop on Signal and Power Integrity (SPI) has evolved into a forum of exchange on the latest research and developments on design, characterization, modeling, simulation and testing for Signal and Power Integrity at chip, package, board and system level. The workshop brings together developers and researchers from industry and academia in order to encourage cooperation. Regarding the success in previous years, the committee is looking forward to the 25th edition which will be held as virtual online conference. Accepted papers will be submitted for inclusion into IEEE Xplore subject to meeting IEEE Xplore's scope and quality requirements. On this web site you can find all information regarding the 25th IEEE Workshop on Signal and Power Integrity.

<https://spi2021.uni-siegen.de/>



EDAPS 2021
IEEE Electrical Design of Advanced Packaging and Systems

December 13-15, 2021, Virtual Conference

CALL FOR PAPERS **PAPER SUBMISSION** **REGISTRATION** **VENUE** **CONFERENCE PROGRAM**

WELCOME TO EDAPS!

The IEEE Electrical Design of Advanced Packaging and Systems (EDAPS) symposium, a flagship event in the Asia-Pacific region, has consistently served as a platform for dissemination of latest research in the areas of electrical design of chip, package and system. Designers and researchers across the world come forth to share and discuss their work on all aspects of electrical packaging including modeling, design and simulation, fabrication and characterization. This symposium consists of technical paper presentation, poster sessions, industry exhibits, workshops and tutorials.

Society Sponsor
IEEE ELECTRONICS PACKAGING SOCIETY

Call for Papers
Paper Submission
Awards
Sponsors
EDAPS Committees
Contact Us

<http://www.edaps.org/>

- Multiple IEEE EPS conferences focused on electrical analysis of packaging and systems

Summary

- Semiconductor packaging is experiencing an accelerated pace of innovation fueled by emerging electronic system connectivity and heterogeneous integration demands
- Novel *advanced* packaging architectures provide new opportunities to improve package electrical design for short reach interconnects
- These new technologies need to include features to enable also long reach interconnects
- Validated modeling methodologies & collaterals are key for both existing and emerging package and system designs
- Emerging modeling tools have to address modeling fidelity including new dimensions and materials, algorithm capability, and scalability simultaneously to solve connectivity problems of future