

Santa Clara Valley Electronics Packaging Society Chapter
September 30, 2021 Visit www.ieee.org/scveps

Ultrafast Time Domain Cryogenic CMOS Device Characterization Platform for Quantum Computing Applications


Pragya R. Shrestha
Theiss Research, CA, USA
National Institute of Standards and Technology (NIST), MD, USA

Acknowledgements : Jason Campbell, NIST




Outline

- Introduction
 - Quantum computing
 - Challenges of scaling up
 - Why cryo CMOS electronics?
 - Applications of Cryo CMOS
- Motivation : Device characterization
 - Device operation at low temperatures
 - Fast time-dependent low temperature characterization
 - Understanding device physics
 - Analog circuit design
 - Device reliability
- Experimental Setup
- Future work



2

Quantum Computing




<https://phys.org/news/2020-08-google-largest-chemical-simulation-quantum.html>; <https://www.cnet.com/news/google-quantum-supremacy-only-first-taste-of-computing-revolution/>;
Arute, F. et al, Science 2020, Patra, B. et al, IEEE J Solid-St Circ 2018, Amundson, J.; Sexton-Kennedy, E., Quantum Computing, EPJ Web Conf. 2019, 214, 09010.

3

Challenges beyond Read/Control Electronics


- Fan-out not possible
 - $\uparrow$ I/O lines
 - $\uparrow$ heat load
 - $\uparrow$ Latency
- High frequency and small amplitude signals
 - Highly sensitive to environment
 - Noise, crosstalk/interference
 - Material system
 - Losses and noise at low temperature and low signals
- Need of platform
 - Compatible with read/control electronics along with qubits
 - Resilient to cool down cycles
 - Low loss and latency
 - Efficient power dissipation



Reilly, D. J., IEDM 2019, Rosenberg, D. et. al IEEE Microw Mag 2020.

4

The diagram illustrates a System-on-Chip (SoC) architecture. The central component is the 'Chip', which integrates a CPU, GPU, and various I/O blocks. The chip is connected to external components such as memory, storage, and a network interface. A circular inset shows a physical representation of the chip with a 100 mm scale bar.



5

- ✓ Quantum Computing



- ✓ High Performance Computing



✓ LT Source/Sensor Electronics



6

High Performance Computing

- ✓Speed
 - ✓High mobility, higher saturation velocity
- ✓Lower noise
- ✓Uniform electrical parameters due to the tighter thermal environment
- ✓Better reliability
 - ✓lower thermally assisted degradations
- ✓Increased integration density due to higher thermal conductivity of materials used in circuits
- ✓Less power consumption due to lower supply voltage

Gutierrez-D et al Low temperature electronics : physics, devices, circuits, and applications, 2001; Balestra, F. Et al, Device and circuit cryogenic operation for low temperature electronics, 2001.


7

Low Temperature Sensor Electronics

- Satellite
- Space mission
- Dark matter physics
- Magnetometry
 - Measuring tiny magnetic fields
- Gravitational wave research

Sensors operated at low temperatures


- To improve sensitivity
- Low temperature required for it to work
- Due to environment



Gutierrez-D et al Low temperature electronics : physics, devices, circuits, and applications, 2001

8

Space exploration



Location	Surface Temp (K)
Europa	93
Enceladus	80
Mars	131
Lunar shadowed region	43


- Radiation
- Constraints
 - Mass
 - Power
 - cost
- Thermal control
 - “Warm box” (-50 °C)

Castillo, L. D. et al 2018 IEEE Aerospace Conference.
<https://solarsystem.nasa.gov/>

9

Motivation : Device Characterization


- Cryo-CMOS models
 - Build device model
 - Necessary for circuit design
 - Commercial device model
 - Up to 230 K (- 40 °C) (-50 °C for space exploration)
 - Does not account for
 - Kink effect
 - SS saturation
 - Transistor mismatch and variability
- Understanding device physics
 - Extrapolating parameters
 - Down selecting relevant technologies
 - Account for reliability issues



Akturk, A. et al, TED 2010; Beckers, A. et al JEDS 2018; Hart, P. A. T. et al, JEDS 2020, Grill, A. et al, 2020 (IRPS)

10

Why Worry?




RT	~4K	
Device Models	Device Model	☹️
Reliability	Reliability	☹️ ☹️
Device Physics	Device Physics	☹️

?

11

Loss of Time and \$



Patra, B. et al, IEEE J Solid-St Circ 2018.




- Digital
 - Speed and power
- Analog Circuits
 - Speed
 - Power
 - Gain
 - Precision
 - Supply voltage



12

Device at Low Temperature


- Devices
 - BJT : minority carrier device, diffusion limited esp. at low temperatures
 - MOSFET : majority carrier device, gate controlled
- Devices function at cryogenic temps (4 K)
- In general: $|V_{th}|$ increases, I_{ON} increases (mobility), and SS improves




Gutierrez-D et al Low temperature electronics : physics, devices, circuits, and applications, 2001

13

Temp. Dependence of V_{th}





- $\uparrow$ Bandgap and scaling of Fermi-Dirac function
- Scaling of intrinsic carrier density
- $\uparrow$ fermi potential
- Incomplete ionization
 - Thermal
 - Field



Beckers, A. et al, ESSDERC 2019; Beckers, A. et al, TED 2018.

14

Threshold voltage




- $\downarrow \text{Temp} : \uparrow V_{th}$

Beckers, A. et al., ESSDERC 2019; Dao, N. C. et al, Microelectron Reliab 2017.

15

Mobility



- Lattice vibration $\downarrow$
 - Effective mass $\downarrow$
 - Relaxation time $\uparrow$
 - Coulomb scattering
 - Doping atoms, charges at interface
 - Surface scattering
 - Roughness, crystal defects, open bonds etc.
 - Velocity saturation
 - Higher electric field
- Temperature $\downarrow$



Gutierrez-D et al Low temperature electronics : physics, devices, circuits, and applications, 2001; Balestra, F. Et al, Device and circuit cryogenic operation for low temperature electronics, 2001; Emrani, A. et al, IEEE TED 1993.


16

Sub-threshold Slope



$$SS = n_0 U_T \ln(10) + \Delta SS$$



- Slope factor
- Interface trap density
- Temperature independence
 - Thermal energy < band tail width



Beckers, A. et al, JEDS 2018; Beckers, A. et al, EDL 2020.

17

Kink effect




- Impact ionization
 - Raised bulk potential
 - Current saturates due to source-bulk forward bias
- Not present in long channel due to limited energy for impact ionization
- Not a problem in later technology due to reduced vertical field
- Very sensitive to probing

Incandela, R. M. Et al, JEDS 2018.

18

Low Temp. Variability

- 28 nm technology
 - W/L : 100 nm/28 nm
 - Linear region
 - 2000+ devices
- 4.2 K Temp : Variability $\uparrow$
 - Device to device
 - Partial doping freeze out
 - Coulomb blockage




Grill, A. et al, 2020 IEEE International Reliability Physics Symposium (IRPS)

19

Reliability

- Significant degradation
 - Positive Bias Temperature Instability (PBTI)
 - Hot Carrier (HC)




Grill, A. et al, 2020 IEEE International Reliability Physics Symposium (IRPS)

20

Reliability


- Parameters shown to degrade more for lower temperatures (Hot Carrier Stress)
 - Same stressing more degradation
- Same degradation stronger effect
- Not much information on low temp. reliability < 20 K



Westergard, L. et al, IRPS, 2007; Chakraborty, W. et al, 2020 IEEE IRPS.

21


What has been tested and why?

Technology node		References	Comments
Bulk	180 nm	Huang, Gnani et al. 2020, Akturk, Holloway et al. 2010	- Easy access - Extensively investigated at various temperatures - Reliability - Larger devices → kink effect
	130 nm	Hoff, Deptuch et al. 2015	
	40 nm	Hart, Babaie et al. 2020	
	28 nm	Beckers, Jazaeri et al. 2018, Grill, Bury et al. 2020	
 FDSOI	28 nm	Nyssens et al. 2020, Pauka et al. 2021, Beckers, Jazaeri et al. 2019, gooseberry (microsoft)	- Ability to coexist with the quantum processor - Low leakage - Ability to tune for process and temperature variations - Back gate
	22 nm	Bonen, Alakusu et al. 2019	
FinFET	35 nm	Fan, Bi et al. 2020	- Latest technology - Lack information at low temperatures < 10 K
	22 nm	Horseridge, Intel	

22

Motivation : Device Characterization

- Build device model
 - Necessary for circuit design
 - Commercial device model
 - Up to 230 K (- 40 °C)
- Understanding device physics
 - Extrapolating parameters
 - Down selecting relevant technologies
 - Account for reliability issues






RT	~4K	
Device Models	Device Model	☹️
Reliability	Reliability	☹️ ☹️
Device Physics	Device Physics	☹️ ?

Akturk, A. et al, TED 2010; Beckers, A. et al JEDS 2018; Hart, P. A. T. et al, JEDS 2020; Grill, A. et al, 2020 (IRPS)

23

Time

- Measure dynamic response of a device
 - Fast IV : Pulsed ID-VG
- Understanding charge trapping mechanism
- Several different Fast-IV methodologies*




Device
180 nm, Si/SiO₂, 10x.18 μm


*A. Kerber, et al., IRPS (2003), C.D. Young, et al., IRPS (2005), Y. Qu, IEDM (2017), X. Yu, JEDS (2020)

24

Information : Hysteresis




• Si/SiO₂ technology: limited (no) hysteresis




• High-k technology: hysteresis

25

Experimental setup




- Not ground signal ground setup
- 50 Ω terminated gate
- Most of the fast measurements
 - 50 Ω at the input or directly to 50 Ω Osc.
- Amplifier acts as buffer to make sure the VD is fixed
- If amplifier not 50 Ω then must be close to the device



26


Qu, Y. et al, Microelectron Reliab 2018; Young, C. D et al, TED 2009.

Calibration




- Background subtraction
 - Amplifier offset current
 - $I_c = C \frac{dv}{dt}$
 - Any coupling of gate voltage to the output
- 180 nm, 10x.18 μm , Si/SiO₂



Affects of rise/fall time



Cryogenic Fast IV Setup



Probing non-equilibrium states




- Electron trapping
- Slow traps
 - Oxide bulk
 - Shift in v_t
- Fast traps
 - Interface/ near interface
 - Shift in g_m

P. R. Shrestha et. al (submitted TED)

10 x 0.2 μ m² Si/HfO₂ (3nm)


Summary

RT	$\sim 4K$	
Device Models	Device Model	☹️
Reliability	Reliability	☹️ ☹️
Device Physics	Device Physics	☹️



Future Work

- Device Characterization
 - Quantum computing and high-performance computing
 - Development of future technologies
- Measure “exotic” parameters
 - Sub-threshold swing
 - Series resistance



32

References

- [1] A. Akturk et al., "Compact and Distributed Modeling of Cryogenic Bulk MOSFET Operation," IEEE Transactions on Electron Devices, vol. 57, no. 6, pp. 1334-1342, 2010.
- [2] N. Anfimov et al., "Development of the Light Collection Module for the Liquid Argon Time Projection Chamber (LArTPC)," Journal of Instrumentation, vol. 15, no. 07, pp. C07022-C07022, 2020/07/15 2020.
- [3] F. Balestra and G. r. Ghibaudo, Device and circuit cryogenic operation for low temperature electronics. Boston: Kluwer Academic Publishers, 2001, pp. vi, 262 p.
- [4] A. Beckers, F. Jazaeri, and C. Enz, "Characterization and Modeling of 28-nm Bulk CMOS Technology Down to 4.2 K," IEEE Journal of the Electron Devices Society, vol. 6, pp. 1007-1018, 2018.
- [5] A. Beckers, F. Jazaeri, and C. Enz, "Cryogenic MOS Transistor Model," IEEE Transactions on Electron Devices, vol. 65, no. 9, pp. 3617-3625, 2018.
- [6] A. Beckers, F. Jazaeri, and C. Enz, "Cryogenic MOSFET Threshold Voltage Model," in ESSDERC 2019 - 49th European Solid-State Device Research Conference (ESSDERC), 2019, pp. 94-97.
- [7] A. Beckers, F. Jazaeri, and C. Enz, "Theoretical Limit of Low Temperature Subthreshold Swing in Field-Effect Transistors," IEEE Electron Device Letters, vol. 41, no. 2, pp. 276-279, 2020.
- [8] F. Brucoleri, E. A. M. Klumperink, and B. Nauta, "Wide-band CMOS low-noise amplifier exploiting thermal noise canceling," IEEE Journal of Solid-State Circuits, vol. 39, no. 2, pp. 275-282, 2004.
- [9] L. D. Castillo et al., "Electronic packaging and passive devices for low temperature space applications," in 2018 IEEE Aerospace Conference, 2018, pp. 1-13.
- [10] W. Chakraborty, U. Sharma, S. Datta, and S. Mahapatra, "Hot Carrier Degradation in Cryo-CMOS," in 2020 IEEE International Reliability Physics Symposium (IRPS), 2020, pp. 1-5.
- [11] N. C. Dao, A. E. Kass, M. R. Azghadi, C. T. Jin, J. Scott, and P. H. W. Leong, "An enhanced MOSFET threshold voltage model for the 6–300K temperature range," Microelectronics Reliability, vol. 69, pp. 36-39, 2017/02/01/ 2017.
- [12] A. Emrani, F. Balestra, and G. Ghibaudo, "Generalized mobility law for drain current modeling in Si MOS transistors from liquid helium to room temperatures," IEEE Transactions on Electron Devices, vol. 40, no. 3, pp. 564-569, 1993.
- [13] A. Grill et al., "Reliability and Variability of Advanced CMOS Devices at Cryogenic Temperatures," in 2020 IEEE International Reliability Physics Symposium (IRPS), 2020, pp. 1-6.

33

References

- [14] L. L. Guevel et al., "19.2 A 110mK 295μW 28nm FDSOI CMOS Quantum Integrated Circuit with a 2.8GHz Excitation and nA Current Sensing of an On-Chip Double Quantum Dot," in 2020 IEEE International Solid-State Circuits Conference - (ISSCC), 2020, pp. 306-308.
- [15] L. L. Guevel et al., "Low-power transimpedance amplifier for cryogenic integration with quantum devices," Applied Physics Reviews, vol. 7, no. 4, p. 041407, 2020.
- [16] E. A. Gutierrez-D, M. J. Deen, and C. L. Claeys, Low temperature electronics : physics, devices, circuits, and applications. San Diego: Academic Press, 2001, pp. xx, 964 p.
- [17] A. Hairapetian, D. Gitlin, and C. R. Viswanathan, "Low-temperature mobility measurements on CMOS devices," IEEE Transactions on Electron Devices, vol. 36, no. 8, pp. 1448-1455, 1989.
- [18] P. A. T. Hart, M. Babaie, E. Charbon, A. Vladimirescu, and F. Sebastiano, "Characterization and Modeling of Mismatch in Cryo-CMOS," IEEE Journal of the Electron Devices Society, vol. 8, pp. 263-273, 2020.
- [19] H. Homulle, F. Sebastiano, and E. Charbon, "Deep-Cryogenic Voltage References in 40-nm CMOS," IEEE Solid-State Circuits Letters, vol. 1, no. 5, pp. 110-113, 2018.
- [20] R. M. Incandela, L. Song, H. Homulle, E. Charbon, A. Vladimirescu, and F. Sebastiano, "Characterization and Compact Modeling of Nanometer CMOS Transistors at Deep-Cryogenic Temperatures," IEEE Journal of the Electron Devices Society, vol. 6, pp. 996-1006, 2018.
- [21] P. Longhini et al., "Voltage response of non-uniform arrays of bi-superconductive quantum interference devices," Journal of Applied Physics, vol. 111, no. 9, p. 093920, 2012.
- [22] M. Mehrpoo et al., "Benefits and Challenges of Designing Cryogenic CMOS RF Circuits for Quantum Computers," in 2019 IEEE International Symposium on Circuits and Systems (ISCAS), 2019, pp. 1-5.
- [23] B. Paquelet Wuetz et al., "Multiplexed quantum transport using commercial off-the-shelf CMOS at sub-kelvin temperatures," npj Quantum Information, vol. 6, no. 1, p. 43, 2020/05/19 2020.
- [24] B. Patra et al., "19.1 A Scalable Cryo-CMOS 2-to-20GHz Digitally Intensive Controller for 4x32 Frequency Multiplexed Spin Qubits/Transmons in 22nm FinFET Technology for Quantum Computers," in 2020 IEEE International Solid-State Circuits Conference - (ISSCC), 2020, pp. 304-306.
- [25] B. Patra et al., "Cryo-CMOS Circuits a23] B. Paquelet Wuetz et al., "Multiplexed quantum transport using commercial off-the-shelf CMOS at sub-kelvin temperatures," npj Quantum Information, vol. 6, no. 1, p. 43, 2020/05/19 2020.
- [26] S. J. Pauka et al., "A cryogenic CMOS chip for generating control signals for multiple qubits," Nature Electronics, vol. 4, no. 1, pp. 64-70, 2021/01/01 2021.
- [27] Y. Qu, B. Chen, W. Liu, J. Han, J. Lu, and Y. Zhao, "Sub-1 ns characterization methodology for transistor electrical parameter extraction," Microelectronics Reliability, vol. 85, pp. 93-98, 2018/06/01/ 2018.
- [28] F. Sebastiano et al., "Cryo-CMOS electronic control for scalable quantum computing," in 2017 54th ACM/EDAC/IEEE Design Automation Conference (DAC), 2017, pp. 34-36.

References

- [29] K. J. S. Uy, P. A. Reyes-Abu, and W. Y. Chung, "A High Precision Temperature Insensitive Current and Voltage Reference Generator," *World Academy of Science, Engineering and Technology, International Journal of Electrical, Computer, Energetic, Electronic and Communication Engineering*, vol. 3, pp. 324-327, 2009.
- [30] L. Westergard, C. Billman, R. L. T. Vo, M. White, M. Mojarradi, and E. Kolawa, "Cryogenic Reliability Impact on Analog Circuits at Extreme Low Temperatures," presented at the Proceedings of the 2007 IEEE International Reliability Physics Symposium Proceedings. 45th Annual, 2007. Available: <https://doi.org/10.1109/RELPHY.2007.369885>
- [31] F. Arute et al., "Hartree-Fock on a superconducting qubit quantum computer," *Science*, vol. 369, no. 6507, pp. 1084-1089, 2020.
- [32] A. Kerber et al., "Characterization of the VT instability in SiO₂/HfO₂ gate dielectrics," in *Proc. 41st Annu. IEEE Int. Rel. Phys. Symp.*, 2003, pp. 41-45.
- [33] X. Yu, J. Lu, W. Liu, Y. Qu, and Y. Zhao, "Ultra-Fast (ns-Scale) Characterization of NBTI Behaviors in Si pFinFETs," *IEEE Journal of the Electron Devices Society*, vol. 8, pp. 577-583, 2020.
- [34] Huang, R. G.; Gnani, D.; Grace, C.; Kolomensky, Y. G.; Mei, Y.; Papadopolou, A., Cryogenic characterization of 180 nm CMOS technology at 100 mK. *J Instrum* 2020, 15 (6).
- [35] Hoff, J. R.; Deptuch, G. W.; Wu, G.; Gui, P., Cryogenic Lifetime Studies of 130 nm and 65 nm nMOS Transistors for High-Energy Physics Experiments. *Ieee T Nucl Sci* 2015, 62 (3), 1255-1261.
- [36] Grill, A.; Bury, E.; Michl, J.; Tyaginov, S.; Linten, D.; Grasser, T.; Parvais, B.; Kaczer, B.; Walzl, M.; Radu, I. In Reliability and Variability of Advanced CMOS Devices at Cryogenic Temperatures, 2020 IEEE International Reliability Physics Symposium (IRPS), 28 April-30 May 2020; 2020; pp 1-6.
- [37] Nyssens, L.; Halder, A.; Esfeh, B. K.; Planes, N.; Flandre, D.; Kilchytska, V.; Raskin, J. P., 28-nm FD-SOI CMOS RF Figures of Merit Down to 4.2 K. *Ieee Journal of the Electron Devices Society* 2020, 8, 646-654.
- [38] Beckers, A.; Jazaeri, F.; Bohuslavskyi, H.; Hutin, L.; De Franceschi, S.; Enz, C., Characterization and modeling of 28-nm FDSOI CMOS technology down to cryogenic temperatures. *Solid-State Electronics* 2019, 159, 106-115.
- [39] Bonen, S.; Alakusu, U.; Duan, Y.; Gong, M. J.; Dadash, M. S.; Lucci, L.; Daughton, D. R.; Adam, G. C.; Iordanescu, S.; Pasteanu, M.; Giangu, I.; Jia, H.; Gutierrez, L. E.; Chen, W. T.; Messaoudi, N.; Hame, D.; Muller, A.; Mansour, R. R.; Asbeck, P.; Voinescu, S. P., Cryogenic Characterization of 22-nm FDSOI CMOS Technology for Quantum Computing ICs. *IEEE EDL* 2019, 40 (1), 127-130.
- [40] Fan, L. J.; Bi, J. S.; Fan, X.; Xu, G. B.; Xu, Y. N.; Xi, K.; Zhang, Z. G. In Cryogenic Characterization of Nano-scale Bulk FinFETs, 2020 IEEE 15th International Conference on Solid-State & Integrated Circuit Technology (ICSIT), 3-6 Nov. 2020; 2020; pp 1-3.
- [41] Rosenberg, D.; Weber, S. J.; Conway, D.; Yost, D. R. W.; Mallek, J.; Calusine, G.; Das, R.; Kim, D.; Schwartz, M. E.; Woods, W.; Yoder, J. L.; Oliver, W. D., Solid-State Qubits: 3D Integration and Packaging. *Ieee Microw Mag* 2020, 21 (8), 72-85.
- [42] Reilly, D. J., Challenges in Scaling-up the Control Interface of a Quantum Computer. 2019 Ieee International Electron Devices Meeting (Iedm) 2019.