

New routes and paradigms in Device Engineering for Nanoelectronics and Nanosystems

Distinguished Lecture IEEE SCV/SF Jt. Section Chapter, ED15 Joint Chapter Santa Clara/ San Francisco, November 18, 2021

Simon Deleonibus,

Fellow IEEE, Fellow Electrochemical Society, CEA Research Director Past Chief Scientist Université Grenoble Alpes, CEA, Leti Grenoble, France email address: simon.deleonibus.1992@ieee.org



Number of transistors per chip

From Ultimate CMOS Scaling to Beyond CMOS Devices Editor: S.Deleonibus. Pan Stanford Publishing. Oct 2008

Scaling: a success story...thanks to innovation A succession of Things impossible to Make!! **Progress law for microelectronics**

Main

Frame

16k

1k

G.Moóre's paper

Electronics

1968

integrated circuit

1963

Invention

64k

8080

4004

1973



Editor: S.De

Internet of

Number of transistors per chip

1.00E+10

1.00E+09

1.00E+08

1.00E+07

1,00E+06

1,00E+05

1.00E+04

1.00E+03

1.00E+02

1.00E+01

1.00E+00

1958

C.T.V.

1 billion

10 millions

VCR

Defense

Availability of elements world reserve



http://infoterre.brgm.fr/rapports/RP-60206-FR.pdf

http://ec.europa.eu/environment/archives/greenweek2014/index.html

Availability of elements world reserve



More Integrated Sustainable Functions (MISF)



http://infoterre.brgm.fr/rapports/RP-60206-FR.pdf

http://ec.europa.eu/environment/archives/greenweek2014/index.html

Outline •Introduction

•Scaling of Silicon and thin films devices(More Moore): towards Low Power/High Performance and Zero Intrinsic Variability

• From 2D to 3D co-integration of More Moore and More than Moore devices for Diversification.

Conclusion



Energy efficient FDSOI Thin Films Undoped channels Ideal Electrostatic control

14 nm node 300mm wafers







*Record-high V_T matching performance (AVT=1mV.µm)

*Low Power and High performance -strain engineering (Tsi=6nm)(bi-ax, CESL, ESD) => outperfroms bulk(leakage, delay,Pwxdelay) *Design platforms increased energy efficiency *Scalability from 28 to 8 nm proven

Soitec

LETI, ST Micro, SOITEC : O.Weber et al., VLSI Symp 2014 , IEDM 2008; S.Barraud et al, VLSI Symp 2013 ; C.Fenouillet-Béranger et al., IEDM 2007, VLSI Symp 2010 ; V.Barral et al., IEDM2007 ; S. Morvan et al, VLSI Symp 2011; R. Coquand et al. VLSI, Symp 2011; R. Wilson et al, ISSCC 2014; E. Beigne, DATE 2013

FDSOI outperforms state of the art bulk counterpart Increased energy efficiency (including body red. capacitance and biasing techniques) Novathor[®] platform : 35% performance increase; (28 nm node) 25% lower power consumption; simpler design



R. Wilson et al, ISSCC 2014; E. Beigne, DATE 2013

Stacked Multichannels and MultiNanowires « Top-Down » approach $\int_{10^{-2}} \frac{V_p = 1.2V}{V_p = 1.2V} V_p$





LETI top down approach for Low Power and High performance

LETI: Dupré et al. IEDM 2008, San Francisco(CA) Ernst et al., Invited talk IEDM 2008, San Francisco(CA) Bernard et al, VLSI Symposium 2008 Honolulu A.Hubert et al, ECS Spring Meeting, 2008,







Opportunities for other materials on Silicon

Material		μn	μр	σth	Rel. k	Eg	V _{sat}	n _i (cm ^{- 3}) (1)	Dielectric
		(cm²V-¹s-¹)	(cm²V ⁻¹ s ⁻¹)	(W/m/K)		(eV)	(10 ⁷ cm/s)		strength
									(10 ⁶ V/cm)
Si	Well established high quality material (>50yrs experience) Oxidizable !	1400	500	141	11.9	1.12	0.86	2X10 ¹⁰	0.25
Ge	Silicon compatible. <u>Available</u> in all fabs GaAs lattice constant matching	3900	1900	59.9	16	0.66	0.60	2X10 ¹³	0.10
GaAs	pto/Power RF applications Ge compatible	8500	400	55	12.9	1.42	0.72	2.1X10 ⁶	0.40
InGa _{0.4}	HP N channel	12000	300	5	13.9	0.74	0.60	6X10 ¹¹	0.20
InSb	Highest μ_n but Worst $\mu_n/\mu_p!!$	77000	850	1.8	16.9	0.17	5.0	2X10 ¹⁶	0.001
Poorest short channel effect immunity							@77K `	BTBT	
				Highest σ_{th}					
C-dian	nond (sp3) Most compact logic,	2200	1800	2000	5.7	5.47	2.7 /	10 ⁻²⁷	2000
Graphene/CNT (sp2)		10 ⁴ -10 ⁵	10 ⁴ -10 ⁵	1000	5.7	Semi	4.00	1X10 ¹² cm ⁻²	
				High imn short cha	nunity to annel effect	Low BG		/1X10 ¹⁵	
Si:C(3C/4H)		800/900	40-320	320	9.72	2.36/	2.5	1.5X10 ⁻¹	2.12/2.2
			/115	/370	/9.66	3.23	/2.00	/5X10 ⁻⁹	t l
GaN(Wurtz/Zinc Blende)		1000	200	130	8.9	3.44	2	5x10 ⁻¹¹	5 1
			/350		/9.7	/3.23	/1.75	/2x10 ⁻¹⁰	
(1) (m* _e m* _h)T ^{3/2} exp(-Eg/2kT)			<i>Electronic Device Architectures for the Nano-CMOS Era</i> From Ultimate CMOS Scaling to Beyond CMOS Devices Editor: <u>S.Deleonibus</u> , Pan Stanford Publishing, July 2008						lighest dielectrie trength

Approaching Zero Intrinsic Variability at sub-5 nm devices level on Si and challenging materials

Main topics to be addressed :

- Dopant control at the single atomic level: deterministic doping by single ion implantation, chemical grafting, STM aided CVD (Tohoku Univ., CEA-LETI/CPE, UNSW)
- Monodisperse patterning: self assembly block co-polymers, self limiting chemical dry etching,... (CEA-LETI/Arkema, CNRS-LTM, Stanford Univ)
- Interconnect with monodisperse features and objects :
 CNT,MIM contact heterostructures, DNA templates,... (CEA-LETI, Tsukuba U., Tokyo, UCSB,...)
- Few to Single electronics (memories, logic): opportunities for Q-computing by spin manipulation using Pauli blockade

(CEA-LETI, Tokyo Institute of Technology, Hokkaido Univ.,...)

 Are Atomically thin active 2D Semiconductors Challenging Si ? Zero Intrinsic Variability: materials physical properties atomically thin sheet Opportunities to Si add-ons and Diversifications (EPFL, Notre Dame U., Penn State U.)
 S. Deleonibus et al., Invited talk, IEDM 2014



SINGLE ELECTRON, SINGLE ATOM, SINGLE SPIN EFFECTS



Coulomb Blockade- Discrete nature of dopants *distributed randomly* affects MOSFET device behaviour at small sizes

Electron pump, Multivalued Logic,

Quantum Computing

M. Urdampitella et al., VLSI Tech 2017 R.Maurand et al., Nature Comm., 2016 L.Hutin et al., VLSI Tech 2016 S. de Franceschi et al. IEDM 2016 M. Pierre et al., Nature Nano. 5, 133, 2010 Roche B. et al., Nature Comm., 4, n° 1581 R. Wacquez et al., VLSI symposium 2010 TIT: T.Kodera , S.Oda , JJAP, 2010

ETI&CEA-INA et et al. IEDM

> Sequential 3D matrix approach (sensing, reading , actuating,...)

Pauli Blockade Spin manipulation T<1K





2D Crystals offer new spaces and add-ons to Si



Jena et al, 2014 SNW Ma & Jena, PHYS. REV. X 4, 011043 (2014) K. F. Mak et al, Phys. Rev. Lett. 105, 136805 (2010).

2D Crystals offer new spaces and add-ons to Si



Outline •Introduction

•Scaling of Silicon and thin films devices(More Moore): towards Low Power/High Performance and Zero Intrinsic Variability

• From 2D to 3D co-integration of More Moore and More than Moore devices for Diversification.

Conclusion

Opportunities for innovations with Resistives memories

Typical implementations

Revise Memory Hierarchy and Exploit granularity





3D sequential process: Highly Performing Heterogeneous Co-Integration





-Cold end process(bonding) & Low Thermal Budget (SPER, Laser anneal): 2nd tier 525°C -Opportunities for other SC(Ge and alloys, III-V, C 1D,2D, 3D, ...)

-Layout Improvement by partitioning: 1 node/stacked layer, X100 via density/packaging
- High density Embedded intelligence(sensors, actuators,...): mixing CMOS, High Density Memories, Nano-objects(wires and NEMS) and Nanomaterials

- Alternative Computing paradigms from «in-memory-immersed» to massively parallel Quantum Computing, Neuromorphic Computing,...

=> increasing bandwith and energy efficiency - up to x1000 P.Batude et al., IEDM 2009, IEDM 2011 Invited ; VLSI Tech Symp 2011, 2014, VLSI-TSA 2013; VLSI Tech Symp 2015 Invited ; IEDM 2017 Invited ; C.Fenouillet-Beranger et al. IEDM 2014; I. Ouerghi et al., MEMS 2016 IEDM 2015; S. Deleonibus et al., IEDM 2014 Invited ; Shulaker et al., IEDM 2014 ; Aly et al., Rebooting computing, 2015 ; Veldhorst et al., arXiv:1609.09700v, 2016 ;

System On Wafer: Heterogeneous co-Integrated Systems Parallel 3D : towards Zero Power from grid Systems



S. Deleonibus et al., Invited talk, IEDM 2014

3D Fine Pitch connections landscape



[1] P.Coudrain et al., "Active interposer technology for chiplet-based advanced 3D system architectures", ECTC 2019.
 [2] A. Jouve et al., « 1µm Pitch Direct hybrid bonding with <300nm Wafer-to-Wafer overlay accuracy", Proceeding of S3S conference, Oct. 2017, San Francisco
 [3] P.Batude et al. « 3DVLSI with CoolCube process: An alternative path to scaling », VLSI technology symposium, 2015.
 [3] P.Batude et al. « 3DVLSI with CoolCube process: An alternative path to scaling », VLSI technology symposium, 2015.

Tomorrow driving embedded sensing applications ? Autonomous & Heterogeneous co-integration: Moore 3D "play ground"



Energy to cleverly harvest and save **Global energy balance efficiency!!**

Low power sensors and actuators, data processing, communication, ... **Energy Harvesting ... from unwasted energy! Energy Storage for nomadic/autonomous systems.**

Micro Batteries -co-integrated on chip -flexible, foldable, stretchable,... (bio compatible ceramics, polymers,...)

Cochlear Implants

Cardiac Defibrillators



S. Deleonibus et al., Invited talk, IEDM 2014

Conclusion : from Nanoelectronics Devices to Systems

Si CMOS: Nanoelectronics Base platform beyond ITRS hosting novel process modules and add-ons towards Diversification:

3D at the device(GAA), steep slopes (TFET) and functional level to lower power consumption (towards sub 0.5V VDD) and to increase integration
Opportunitiers for different materials(Ge, SiGe, C-based , III-V, 2D) on Si (bonding, deposition, epi): cold end processing/above IC & sequential 3D integration
Major interest for sub 5 nm and add-on materials: Zero Intrinsic Variability
Device and System Architecture revisions: Memory /Logic hierarchy and intermixing (latency & power management, Neuromorphic architectures,...), Quantum Computing, Adiabatic Computing,...

Heterogeneous 3D co-Integration on Si. Towards Zero Power from a grid Nomadic/Autonomous Systems:

Add Functionalities for diversification. NonCMOS & CMOS Bio compatibility (gases, liquids)

3D partitioning : sub system or System On Wafer

Energy Harvesting, Storage and Management.

«Multiphysics», New Progress Laws & New Models,

Training & Education

 Cramming More Integrated Sustainable Functions (MISF) on Chip: Low Power solutions for healthcare, environment, quality of life, IST,...



Merci de votre attention Thank you for your attention

Acknowledgements :

IEEE EDS MQ/DL Program, IEEE SCV/SF Jt. Section Chapter, ED15 Joint Chapter Luu Nguyen (PsiQuantum)



Electronic Device Architectures Nano-CMOS Era

From Ultimate CMOS Scaling to Beyond CMOS Devices



111

Electronic Device Architectures for the Nano-CMOS EraFrom Ultimate CMOS Scaling to Beyond CMOS Devicesedited by Simon Deleonibus (CEA-LETI, France)ClothJuly 2008978-981-4241-28-1

★ Discusses the scaling limits of CMOS, the leverage brought by new materials, processes and device architectures (HiK and metal gate, SOI, GeOI, Multigate transistors, and others), the fundamental physical limits of switching based on electronic devices and new applications based on few electrons operation

 \star Weighs the limits of copper interconnects against the challenges of implementation of optical interconnects

 \star Reviews different memory architecture opportunities through the strong low-power requirement of mobile nomadic systems, due to the increasing role of these devices in future circuits

★ Discusses new paths added to CMOS architectures based on single-electron transistors, molecular devices, carbon nanotubes, and spin electronic FETs

Available at Amazon.com or any good bookstores.



INTELLIGENT SYSTEMS etterts Sitner Deleamber

in Stanford Sprins on hits word is prosverence up

350 pages, Fall 2013, US\$149.95 978-981-4411-42-4 (Hardback) 978-981-4411-43-1 (eBook)

Intelligent Integrated Systems

Device, Technology and Architecture

- State-of-the-art overview by world renowned researchers of the architectures of breakthrough devices required for future intelligent integrated systems
- New device and functional architectures have also been reviewed by Tunneling Field-Effect Transistors and 3-D monolithic integration, which the alternative materials could possibly use in the future.
- Volume 1 of the Pan Stanford Series on Intelligent Nanosystems

PAN STANFORD

More information at www.panstanford.com

edited by Simon Deleonibus (CEA-LETI, France)

Integrated Nanodevice and Nanosystem Fabrication

Materials, Techniques, and New Opportunities



978-981-4774-22-2 (Hardback) 978-1-315-18125-7 (eBook) Winter 2017, 306 pages, US\$179.95

Readership

Microelectronics and Nancelectronics engineers. physicists, chemists, materials scientists interested in the scaling down of CMUS, the cointegration with non-CMOS components and Breakthrough Materials and Nanofabrication techniques.

Book Series

Pan Stanford Series on Intelligent Nanosytems -Volume 2.

How to Order



SAVE 20% with FREE standard. shipping when you order online at www.crepress.com and enter-Promo Code PANOL.

Alternatively, yea can contact your nearest boolisture or our distributor as follows:

CRC Press (Taylor & Francis) 6000 Broken Sound Parkway NW, Saite 300 Boca Raten, FL 33487, USA Tel: +1 900-272-7737 Fax: +1809-374-3401 Enail: orders@taylorandfrancis.com

edited by Simon Deleonibus (CEA, France)

"A timely book that showcases some of the most important advances in nanodevices and nanofabrication, written by world-renowned experts."

> Prof. H.-S. Philip Wong Stanford University, USA

"This seven-chapter book reviews important new trends in nanotechnology and nanodevices, runging from single-ion implantation and two-dimensional materials, such as graphene, to nanafabrication with a scanning probe microscope. The book provides a wealth of information for anadaute students and nanotechnology researchers, as well as a good insight into the future developments for engineers."

> Prof. George Celler **Rutgers University**, USA

'In this book, the authors address various advanced nanofabrication techniques and device issues for nano-CM05 extension. The topics are timely and their description is well balanced between innovation and practicality, as the authors evaluate each technique on the basis of the carrent CMOS technology."

> Prof. Byung Gook Park Seoul National University, Korea

Description

Since its invention, the integrated circuit has necessitated new process modules and numerous architectural changes to improve application performances, power consumption, and cost reduction. Silicon CMOS is now well established to offer the integration of several tens of billions of devices on a chipor in a system. At present, there are important challenges in the introduction of heterogeneous co-integration of materials and devices with the silicon CMOS 2D- and 3D-based platforms. New fabrication techniques allowing strong energy and variability efficiency come in as possible players to improve the various figures of merit of fabrication technology.

Integrated Nanodenics and Nanonystem Pahrication is the second volume in the Pan Stanford Series on Intelligent Nanosystems. The book contains 8 chapters and is divided into two parts, the first of which reports breakthrough materials and techniques such as single ion implantation in silicon and diamond, graphene and 2D materials, nanofabrication using scanning probe microscopes, while the second tackles the scaling and architectural aspects of silicon devices through HiK scaling for nanoCMOS, nanoscale epitaxial growth of group IV semiconductors, design for variability co-optimization in SOI FinFETs, and nanowires for CMOS and diversifications.

Order by internet(discount): https://www.crcpress.com/Integrated-Nanodevice-and-Nanosystem-Fabrication-**Breakthroughs-and-**Alternatives/Deleonibus/p/book/9789814774 222

First printed samples available 8th November 2017 at MRS Symposia meeting, Boston

PAN STANFORD

PUBLISHING

Pan Stanford Series on Intelligent Nanosystems Volume 3

EMERGING DEVICES FOR LOW-POWER AND HIGH-PERFORMANCE NANOSYSTEMS Physics, Novel Functions, and Data Processing

edited by Simon Deleonibus

Contents

Introduction Chapter Cramming More Functions in Integrated Systems for a Sustainable Information Technology World, Simon Deleonibus

Part 1 Hybrid and Heterogeneous CMOS for Ultra Low Power data processing

Chapter 1 The Junctionless Transistor, Jean-Pierre Colinge

Chapter 2 Several Challenges in Steep-Slope Tunnel Field-Effect Transistors, *Katsuhiro Tomioka*

Chapter 3 Nanoelectromechanical switches, Chuang Qian, Tsu-Jae King Liu **Chapter 4** Adiabatic Solutions for Ultra-Low Power Electronics, Hervé Fanet

Part 2 Revised actuation, sensing and data storage modes in emerging devices for alternative computing

Chapter 5 Control of single spin in CMOS devices and its application for quantum bits.,

R. Maurand, D. Kotekar-Patil, A. Corna, H. Bohuslavskyi, A. Crippa, R. Laviéville, L. Hutin, S. Barraud, M. Vinet, S. De Franceschi, X. Jehl, M. Sanquer

Chapter 6 Physically defined coupled silicon quantum dots containing few electrons for electron spin qubits,

Tetsuo Kodera, Kosuke Horibe, and Shunri Oda

Chapter 7 Oxide Memristor and Applications, Mingyi Rao, Rivu Midya, J. Joshua Yang

Chapter 8 Resistive memories for spike-based neuromorphic circuits, E. Vianello, O. Bichler, B. De Salvo, L. Perniola

Chapter 9 Nanomagnet Logic: Routes to Enhanced Dot-Dot Coupling, H. Dey, F. Shah, G. Csaba, W. Porod, G. H. Bernstein

Published December 2018 Available at: https://www.crcpress.com/Emerging-Devices-for-Low-Power-and-High-Performance-Nanosystems-Physics/Deleonibus/p/book/9789814800112).

https://www.routledge.com/Convergence-of-More-Moore-More-than-Moore-and-Beyond-Moore-Materials/Deleonibus/p/book/9789814877121

ISBN 9789814877121

September 30, 2020

"This book rightly acknowledges that More Moore, More than Moore and Beyond Moore are temporary if not artificial partitions. The three cannot displace nor substitute one another. Denser integration, new devices and additional materials complement each other and emerge..."

Prof. Chenming Hu, University of California at Berkeley, USA

"...new heterogeneous integration technologies based on all aspects of materials, devices, and nanosystems are indispensable in the era of sustainable and energy efficient nanoelectronics and nanosystems. This book provides many useful information and insights to prospect the future technological revolution."

Prof. Mitsumasa Koyanagi, Tohoku University, Japan

".... New materials, new architectures and new functional applications are necessary for future breakthroughs. This book presents important topics in the field of nanoelectronics and nanosystems covered by world leading experts and quite useful to catch up the current state of the art and seek for future prospects."

Prof. Shunri Oda, Tokyo Institute of Technology, Japan

"... Not only engineering professionals but also the researchers, and especially the students as beginners in research, may save sufficient time to learn from noted experts in the field with a quick over view ... on 2D to 3D nano-devices and systems." **Prof. Steve Chung, National Chiao Tung University, Taiwan**

This book reviews essential modules to build diversified augmented nanosystems, based on nanoelectronics and new nanofunctions. It is the fourth volume of the Jenny Stanford Series on Intelligent Nanosystems, featuring seven chapters divided in two parts. The first part discusses the sustainable and energy-efficient era; evolution of non-volatile memories from 2D to 3D for Terabit-class chips; 3D vertical resistive devices for storage class memories, featuring self-rectifying and self-selecting cells; and low-power and low-losses radio-frequency and millimeter-wave SOI CMOS devices for Internet of Things. The second part presents the study of graphene-based nanoelectromechanical switches for single molecule– and zeptogram-resolution sensing; self-powered 3D nanosensor systems for mechanical interfacing, based on a piezotronic effect and triboelectric nanogenerators; and the scaling and packaging of implantable biomedical silicon devices.

Content

The Technology Convergence for a Sustainable and Energy Efficient Internet of Everything Era , Simon Deleonibus

Chapter 1 The Era of Sustainable and Energy Efficient Nanoelectronics and Nanosystems, Simon Deleonibus,

Chapter 2 From 2D to 3D Nonvolatile Memories, Akira Goda,

Chapter 3 Three-dimensional (3D) Vertical RRAM, Qing Luo and Ming Liu,

Chapter 4 SOI Technologies for RF and Millimeter Wave Applications, Martin Rack and Jean-Pierre Raskin,

Chapter 5 Graphene nanoelectromechanical (NEM) switch: ultimate downscaled NEM actuators to single molecule

and zeptogram mass sensors, Manoharan Muruganatha and Hiroshi Mizuta,

Chapter 6 Self-powered 3D Nanosensor Systems for Mechanical Interfacing Applications, *Wenzhuo Wu and Zhong Lin Wang Chapter 7* Miniaturization and packaging of implantable biomedical silicon devices, *Jean-Charles Souriau*

Convergence of More Moore, More Than Moore and Beyond Moore

Jenny Stanford Series on Intelligent Nanosystems Volume 4

Materials, Devices and Nanosystems



Published September 2016... ×

Journal of the Electron Devices Society Vol.4, No.5, pp.236-245, September 2016

JOURNAL OF THE ELECTRON DEVICES SOCIETY

Received 31 March 2016; accepted 1 July 2016. Date of current version 23 August 2016. The review of this paper was arranged by Editor A. Chin.

Digital Object Identifier 10.1109/JEDS.2016.2597549

The Energy and Variability Efficient Era (E.V.E.) is Ahead of Us

SIMON DELEONIBUS (Fellow, IEEE)

Université Grenoble Alpes, Commissariat à l'Energie Atomique et aux Energies Alternatives, Laboratoire d'Electronique et des Technologies de l'Information, Grenoble 38054, France

CORRESPONDING AUTHOR: S. DELEONIBUS (e-mail: simon.deleonibus.1992@ieee.org)

This work was supported in part by the Nano 2017 CEA, LETI/STMicroelectronics/IBM Alliance Program, in part by the CEA/SOITEC Joint Program, in part by the Multiple Eureka and EU FP4, FP5, FP6, FP7 Projects, and in part by the CEA ZeroPOVA and A3DN Flagship Programs.

ABSTRACT Major power consumption reduction will drive future design of technologies and architectures that will request less greedy devices and interconnect systems. The electronic market will be able to face an exponential growth thanks to the availability and feasibility of autonomous and mobile systems necessary