



IBM Research, ZRL

Analog RF CMOS and Optical Design Techniques for 10+ Gbps Datacom


Trends, Challenges & Solutions

Martin L. Schmatz
Oct 24th, 2004



Agenda

- **Introduction**
- **Electrical I/O**
- **Optical I/O**
- **Q&A**

Moore's Law - Evolution




- **Gordon Moore published observations**
 - ▶ April 1965 - Electronics: transistors per chip 2X every 12 months.
 - ▶ Dec. 1975 - IEDM: 2X every 12 months for 1975-79 and 2X every 24 months for 1980-85.
- **David House while at Intel in 1980's: performance doubles every 18 months.**
- **Oct 1989 - Pat Gelsinger: 2X every 24 months through 2000.**
- **Feb. 2003 - ISSCC Gordon Moore keynote: 2X every 24 to 36 months.**





Electrical I/O

12.5 GByte/s RX I/O Macro: 10 lanes @ 10 Gbps with scrambling and FEC




- 10 GByte/s on 5 mm² area with < 1.5 W @ 1V power supply
- Layout with stackable footprint

12.5 GByte/s RX I/O Macro C4 "4 on 8" Footprint




Chip photo for 90nm CMOS SOI



Game changers: I/O terminal to I/O device/macro wiring

C4 to I/O wiring:

- Up to 3 Gbps: Short on-chip data wiring is allowed but total I/O BW is limited due to slow speed of the lanes
- More BW is obtained by optimizing the speed (= data-rate) for each C4.
- BUT: The on-chip wiring distance between C4 terminal and I/O circuits has to be optimized for a jitter budget closure



Consequences:

- The I/O macro and the C4 I/O terminals have to be placed in close proximity
- If the I/O has to own the area around the C4 terminals, the optimum data-rate is such that the area is just filled


Game changers: I/O area & speed vs C4 pitch

"What if" question: Transition from "4 on 8" C4 pitch (200um) to "1 on 2" (50um)


I/O area:

- Up to 3 Gbps: Minimum area 'somewhere' on chip (see previous chart)
- Above 3 Gbps: I/O macro owns area beneath a C4 square


Conventional C4: 200 um pitch



"1 on 2" C4: 4-16x more pins/area




>2x throughput
at 1/2 data rate



Consequences:

- C4 pitch and CMOS f_t number plus target link distance determine the optimum I/O data-rate.
- Narrow C4 pitch plus medium-speed link design enhance aggregate chip throughput

Area/performance example: CMOS SOI 90nm Phase Rotator Layout Comparison



CML Type

- Active area:
76 μm X 61 μm
- Speed **13 GHz**
- Configuration:
6 phases input to 1 phase output

**0.2 x area
@ 0.6 x speed
 \Rightarrow 3x
bandwidth per
area
improvement**

CMOS Type


- Active area:
80 μm X 30 μm
- Speed **8 GHz**
- Configuration:
16 phases to 1 phase output
- 6-to-1 configuration area:
30 μm x 30 μm




Area for equivalent function

Area shrinkage demonstrator: Measured 10 Gbps operation

Measurement setup:



Measured outputs:





Optical I/O

Equalization


- 8-inch FR4 Board (measured S-parameters)
- HyperBGA Package (TX & RX)
- 700fF for ESD/C4 (TX & RX)

Channel S21 response:



No Equalization

$$H(z)=1$$




1tap Equalization

$$H(z)=0.79 - 0.21*z^{-1}$$


Remark: Only minor improvement in jitter for higher order FIR filters (for this channel)

I/O link distance enhancement



- Short electrical CMOS link design for optimum power & area
- Optical extension for optimum distance



Our Technology-Approach






Electronics: Cable → Printed Circuit




Optics: Fiber → Integrated Waveguides

Waveguide Manufacturing




Propagation losses



Experimental results

- Consistent losses for WG width of 30, 50, and 70 μm
- Clearly increased losses in the 2nd and 3rd telecom window




Increased losses come from 2nd and 3rd overtones of hydrocarbon (C-H) bond vibrations (absorption peak @ 3.39 μm)

Possible solution: **Fluorination**, i.e. replacing C-H groups by C-F groups


0.04 dB/cm loss @ 850nm

Bending Losses

Mask layout




Photograph @ $\lambda = 640 \text{ nm}$




Micrograph of 50- μm -WG bends

Top View:




Measurement results




■ **0.1 dB loss per 180°-bending of radius $R = 20 \text{ mm}$**

Crossing Losses

Mask layout




Micrograph of 30- μm -crossing



Purpose

- Waveguide channel routing


Measurement results




- **Loss per 90°-crossing: 0.02 dB (@ 850 nm)**
(Example: 100 crossings add up to only 2 dB)

Y-Splitters

Micrograph of 50- μm -splitters



Measurement scheme



Purpose

- Required for non point-to-point links

Experimental results






- **0.10 dB excess loss for 50%:50% splitting (@ $\lambda = 850\text{ nm}$)**
- **0.17 dB excess loss for use as combiner (@ $\lambda = 850\text{ nm}$)**


Waveguide Density

(“pseudo-standard”)



Increase in waveguide channel density



At 10 Gbps channel modulation, this delivers an aggregate data density of 1 TByte/s per inch



Experiments: 12.5 Gbps Signal over WG Spiral




- Open eye diagrams at 12.5 Gbps through 100 cm waveguide spiral
- modal dispersion & loss not critical

Classification of coupling approaches


Assumption: **Electrical tracks** and **optical waveguides** are both *parallel* to board surface.
OE-components emit/accept light *perpendicular* to the chip surface.

Consequence: A *90°-bend* is required in this E-O path.

Question: Is this task moved to the **optical** domain or to the **electrical** domain?



- more "electronics-friendly" (standard package and orientation), but more complex optical part (especially for 2D)
- separation of active OE-component and passive board (repairability); board (w/o OE) is sealed; interface to optics is on surface (servicability)
- etc.




- more "optics-friendly" (effort in optical domain minimized), but more complex electrical part (flex)
- closer interlock between passive and active parts; board (w/o OE) has open slot; interface to optics is within board
- etc.

For an honest and realistic evaluation, a *system-level* view is crucial.

At this point in time, both approaches have to be considered in more detail.

Waveguide based approach for I/O link extension





• Approach

- Plug-in self-aligned coupler modules
- Collimated beam coupling concept

• Features



- Simple waveguide structures
- Potentially cheap and mass-producible



I/O Link Technology: Recent progress

Optical wave-guides on electrical FR4 test board


4 x 12 channels = 600 Gb/s aggregate data-rate @ 12.5 Gb/s channels



Organic cavity-down wire-bond ball-grid array package for 12.5 Gbps E/O comp.



4 polymer stripes with 12 wave-guides in each stripe







Wave-guides based on Acrylates (Dupont)

Loss <0.05 dB/cm

30 - 70 µm square wave-guide cross-section


85µm buried below surface for protection

Experiments: On-Board Link at 10 Gbps



Video of Passive Positioning

- Live 10 Gbps link
 - Setup runs at 10 Gbps, using OE-module #4
- Passive placement of OE-module
 - OE-module #4 is removed
 - OE-module #3 is inserted
 - As soon as #3 has electrical contact, the 10 Gbps eyes can be seen again
- Zoomed views of setup
 - Scope screen with two 10 Gbps eyes; time axis detail
 - Pattern generator speed
 - Zoom to IR-camera view, showing waveguide between packages, illuminated by some scattered light



Summary & Conclusions

- CMOS technology at 90 nm node (and follow-on nodes) has the inherent potential for $\gg 10$ Gbps signaling rates.
→ Technology folks have done their job
- First level of packaging (chip I/O terminals) is the most limiting factor for leveraging of the CMOS technology potential.
→ Packaging folks are on: Denser C4 pitch would help
- Equalization concepts help increase signaling rates, but as speed goes up, complex equalization increases area significantly.
→ Distance enhancements via optical extension is one potential solution
- Polymer waveguides have the potential to serve as the next generation wires.
→ Physicists & chemists have done their job
- Optical packaging and optical backplane connector are not finished yet
→ Packaging folks are on: Cheap optical packages are required

Acknowledgements

- This presentation would not have been possible without the excellent inputs from...
 - various development groups in IBM's STG division
 - the IBM Research division, in particular the Zurich...
 - ✓ I/O Link Technology team
 - ✓ Photonics team
 - ✓ "Movie star" Christoph Berger, ZRL who did most of the videos