



Modeling and Analysis Challenges for Complex Digital Systems-in-Package Designs

Zhen Mu
Cadence Design Systems, Inc.

Note



- The content of this presentation is the collected effort of the entire SiP team in SPB division at Cadence.

Topics



- **SiP Overview**
 - What is SiP?
 - Why is SiP Important?
 - SiP applications
- **SiP Design Challenges**
- **Requirements of EDA tools for SiP design and analysis**
 - Co-Design methodologies
 - Design management
 - SI and PI analysis
- **Summary**


Topics

- **SiP Overview**
 - What is SiP?
 - Why is SiP Important?
 - SiP applications
- **SiP Design Challenges**
- **Requirements of EDA tools for SiP design and analysis**
 - Co-Design methodologies
 - Design management
 - SI and PI analysis
- **Summary**

What is SiP?



- SiP (System-in-Package)
 - Single package that combines all of the electronic components (digital ICs, analog ICs, RF ICs, passive components or other elements) needed to provide a system or sub-system.
- Applications
 - Cellular
 - Bluetooth
 - 802.11 WLAN
 - CMOS Sensors




Courtesy of Philips


Why is SiP important?



- Increased functional density
 - Miniaturization due to fewer packages and 3D stacked die
 - Multiple technologies in a SiP
- Reduced time-to-new product concepts
 - Faster design cycles (over SoC)
 - Reduce system board complexity and layer count
- Performance through interconnect elimination
 - Low power
 - High speed
- **Optimization of complexity, cost, and time to market**



Courtesy of ASAT



SiP applications in wireless devices



SiP Functions

RF/IF
(WLAN, Bluetooth, GPS)


Camera
(A-FEP,DSP,VDr)

Baseband
(DSP,memory)


Application
(GPU,CPU,memory)



Multi-Die package forecast



Courtesy of Cannon



Courtesy of ASAT

SiP and Stacked-package designs increase 21% yearly
Designs move from experts to majority of designers

(Source: Electronic Trend Publications)


Topics

- **SiP Overview**
 - What is SiP?
 - Why is SiP Important?
 - SiP applications
- **SiP Design Challenges**
- **Requirements of EDA tools for SiP design and analysis**
 - Co-Design methodologies
 - Design management
 - SI and PI analysis
- **Summary**


Multiple die connections




Die stacking




Package-on-package






3D IC



RF module



Complex die stack design



3D Stack Viewer


3D Stack Design

Actual Stack Design


Complex die stack design



- Interposer



Systems interconnect



Topics

- **SiP Overview**
 - What is SiP?
 - Why is SiP Important?
 - SiP applications
- **SiP Design Challenges**
- **Requirements of EDA tools for SiP design and analysis**
 - **Co-Design environment**
 - Design management
 - SI and PI analysis
- **Summary**

Modeling and analysis challenges



- Optimization requires design automation
- Reconciling the **differences** between SiP design and classic single package and PCB designs
- Issues
 - Multiple stacked dies are placed vertically or horizontally
 - Connection between multiple dies are realized by wirebonding, interposer, interconnect, or flip-chip technology
 - IC design needs to consider package design, while package design needs to consider IC requirements
 - How to make die information available to package designers, and how to pass package models back to IO designers to simulate entire signal path
 - **Data passing and property mapping**

Modeling and analysis challenges




- Fundamental requirements for SiP tools
 - An environment with IC/package/board **co-design and co-simulation** capabilities
 - To provide engineers with Signal Integrity (SI) and Power Integrity (PI) solutions
 - Concurrent pre-route analysis and post-route verification

Current methodologies must change





- Isolated IC, Package, and PCB design tools increases costs and design cycle times
 - Many problems not discovered until integration (costly iterations)
- New methodology requires full system interconnect planning
 - IC package interconnect and its influence must be fully understood and modeled
 - Must arbitrate connection scheme across chip, package and board
- Timing, signal integrity and power delivery intertwined
 - Full analysis of system interconnect from buffer to buffer required
- **Constraints have to be established based on accurate pre-route analysis**



Opening Up the Solution Space

cadence®



**IC
Design
Space**

**Package
Design
Space**

**Board
Design
Space**

I/O Pad ⇔ Bump Array
Placement and Optimization

RDL Routing

I/O Pad to Bump Delays

System Level I/O Buffer
Characterization

I/O Pad to Package
Pin Physical Design
and Modeling

Package Footprint Creation

Schematic Symbol Creation


I/O Pad to Package Pin Delays

Package Pin Optimization

Topics

- **SiP Overview**
 - What is SiP?
 - Why is SiP Important?
 - SiP applications
- **SiP Design Challenges**
- **Requirements of EDA tools for SiP design and analysis**
 - Co-Design methodologies
 - **Design management**
 - SI and PI analysis
- **Summary**


SiP digital design flow



System Design Hierarchy

- Concurrent designs & independent teams
- Unique IC processes
- Design chain geographically diverse

Sub-assembly is the SiP




Resulting SiP



Complex 3D Structures & Technologies

- U1: flip chip, 90nm digital
- 3DIC:
 - U2: wire bond 130nm
 - M1 & M2: wire bond 90nm memory
- U3: fixed die, flip chip 130nm digital


SiP digital design methodology




Digital SiP connectivity hierarchy




Co-design dies



- IC tool based die abstract editor
- Co-design die are hierarchical design elements on substrate
- Die abstracts management
- Data Import/Export




Concurrent design to enable optimization of DIE abstracts



Route feasibility analysis: IC-RDL and SiP substrate




- Flip Chip or Wirebond Attachment
 - Automatic optimization strategies via node swapping
- Based on Package Pin Assignment
- Flip Chip Escape Patterns
- Feasibility Routing for RDL
 - IOP mask ready RDL routing
 - I/O Buffer to Bump/Die Pad in IOP
- IC-Pkg routability analysis
 - All angle, Orthogonal, Diagonal
 - Support for Differential Signaling
 - Materials and Standard Package trade-offs
 - Full mask ready substrate routing




Package Physical Layout

- Automatic Bond Shell Creation
- Net assignment based on Routability of Package
- All angle auto-routing
- Unique routers for wire-bond and flip-chip routing styles
 - DRC correct
 - Electrical constraints and Physical rules



3D Visualization

- Support for Die Stacks
- Bond Wire Clearance Checking
 - Reverse Bonding
- Micro-Via Checking




Topics

- **SiP Overview**
 - What is SiP?
 - Why is SiP Important?
 - SiP applications
- **SiP Design Challenges**
- **Requirements of EDA tools for SiP design and analysis**
 - Co-Design methodologies
 - Design management
 - **SI and PI analysis**
- **Summary**

Co-design methodologies in high-speed design




- Problem1: Signal path from silicon to board through package
 - Reflections, xtalk, timing



Co-design methodologies in high-speed design (cont')




- Problem 2: Power delivery path from board to silicon through package



Co-design methodologies in high-speed design (cont')




- Problem 3: Effects between signal and power supply




Signal analysis: Establishing constraints

- Early exploration on multi-die connection




Signal analysis: Establishing constraints

- Early exploration on multi-die connection



Signal analysis: Establishing constraints


- Extracted circuit for space simulation



Signal analysis: interconnect modeling




- Detailed interconnect modeling



Signal analysis: assistant to analysis




- 3D view



Signal analysis: wirebond constraints



- Perform what/if analysis by changing wirebond profiles
 - Work with existing design and/or start new design
 - Edit the parameters
 - Update (or extract) constraints



Signal analysis: stackup design



- Crossection details

Layout Cross Section


Cross Section

	Subclass Name	Type	Material	Thickness (UM)	Conductivity (mho/cm)	Dielectric Constant	Loss Tangent	Negative Artwork	Shield	Width (UM)	Impedance (ohm)
1		SURFACE	AIR								
2	WBOND_TOP_STK	BONDING_WIRE									
3	SPACER1	DIELECTRIC									
4	WBOND_BOT_STK	BONDING_WIRE									
5	SPACER2	DIELECTRIC									
6	TOP_COND	CONDUCTOR	COPPER	30.48	595900	1.000000	0	<input type="checkbox"/>		50.00	
7		DIELECTRIC	FR-4	60	0	4.500000	0.035				
8	METAL2	CONDUCTOR	COPPER	30.48	595900	1.000000	0.021	<input type="checkbox"/>		50.00	
9		DIELECTRIC	FR-4	125	0	4.500000	0.035				
10	VSS	PLANE	COPPER	30.48	595900	1.000000	0.021	<input type="checkbox"/>	<input checked="" type="checkbox"/>		
11		DIELECTRIC	FR-4	200	0	4.500000	0.035				
12	VDD	PLANE	COPPER	30.48	595900	1.000000	0.021	<input type="checkbox"/>	<input checked="" type="checkbox"/>		
13		DIELECTRIC	FR-4	125	0	4.500000	0.035				
14	METAL3	CONDUCTOR	COPPER	30.48	595900	1.000000	0.021	<input type="checkbox"/>		75.00	
15		DIELECTRIC	FR-4	60	0	4.500000	0.035				
16	BOT_COND	CONDUCTOR	COPPER	30.48	595900	1.000000	0	<input type="checkbox"/>		75.00	
17		SURFACE	AIR								

Signal analysis: wirebond modeling




- Interested wirebonds



Signal analysis: wirebond model re-use




- Extracting models from existing design



Signal analysis: wirebond model re-use




- The corresponding design with only wirebonds



Signal analysis: wirebond model re-use





- 3D view of the multi-die design



Signal analysis: wirebond model reuse




- View geometry mesh
 - Original net (in full)



Signal analysis: reflections, crosstalks, timing



- Building simulation circuits
 - 3D modeling




Signal analysis: reflections, crosstalks, timing



- Simulation circuit


Two dies



Power analysis: power delivery




- Power delivery to multiple dies



Power analysis: power delivery




- Power delivery to multiple dies



Power analysis: power delivery




- Power delivery to multiple dies
 - Decoupling capacitor selection and placement




Power analysis: IR-Drop analysis at IC level with package effects included (cont')



- Voltagestorm output using multi-port DC net model of package



Without package effects
Worst IR-drop : 155mV




With N-port DC net model in package
Worst IR-drop : 253mV

Power analysis: stability study




- Estimate SSO/SSN impacts at early design stage
 - This methodology helps decide the ratio of signal I/O pads to power & ground pads before starting chip design



Co-simulation in SiP: final verification




- Final verification for solutions 1-3
 - Consider entire signal path
 - Silicon to board through package
 - Examine signal quality and timing budget
 - Consider power stability
 - **Key is SSN analysis**



Co-simulation in SiP: final verification




- Design example: finished package design
 - Many diff. pairs
 - Multi-GHz signaling



Co-simulation in SiP: final verification





- Design example
 - Finished package design
 - Wideband model extraction



Co-simulation in SiP: final verification




- Design example
 - Mesh view of a pair of critical differential signals



Co-simulation in SiP: final verification



- Design example
 - Driver/receiver model
 - Transistor level model wrapped in Spectre format
 - Macromodel
 - Long trace representing board
 - Run Spectre directly in SiP environment




Co-simulation in SiP: final verification



- Large package model

```
File Edit View Insert Format Help
[Icons]
{("pkg_vader_pds"
  ("CircuitModels"
    ("SingleLineCircuits"
      ("1-34"
        ("SubCircuitName" "pkg_single")
      )
    )
  )
  ("CoupledLineCircuits"
    ("1-4, 7-8, 11-12, 15-16, 21-22, 25-26, 29-30, 33-34"
      ("Terminals" "1.in" "1.out" "2.in" "2.out"
        "3.in" "3.out" "4.in" "4.out" "7.in"
        "7.out" "8.in" "8.out" "11.in" "11.out"
        "12.in" "12.out" "15.in" "15.out" "16.in"
        "16.out" "21.in" "21.out" "22.in" "22.out"
        "25.in" "25.out" "26.in" "26.out" "29.in"
        "29.out" "30.in" "30.out" "33.in" "33.out"
        "34.in" "34.out"
      )
      ("SubCircuitName" "vader_pds")
    )
  )
  ("SubCircuits"
    "
    .subckt pkg_single in out
    * This is a simple single-line circuit.
    r1 in 1 2m
    t1 1 0 2 0 z0=50 rd=75n
    r2 2 3 2m
    .ends pkg_single

    .subckt vader_pds I1 O1 I2 O2 I3 O3 I4 O4 I7 O7 I8 O8
    + I11 O11 I12 O12 I15 O15 I16 O16
    + I21 O21 I22 O22 I25 O25 I26 O26 I29 O29 I30 O30
    + I33 O33 I34 O34
    *
    * Convergence aids
    Cconverge1 I1 I2 100p
    RconvergeI3 I3 0 100meg
    RconvergeI4 I4 0 100meg
    RconvergeI7 I7 0 100meg
    RconvergeI8 I8 0 100meg
    RconvergeI11 I11 0 100meg
    RconvergeI12 I12 0 100meg
    RconvergeI15 I15 0 100meg
    RconvergeI16 I16 0 100meg
    RconvergeI21 I21 0 100meg
    RconvergeI22 I22 0 100meg
    RconvergeI25 I25 0 100meg
    RconvergeI26 I26 0 100meg
    RconvergeI29 I29 0 100meg
    RconvergeI30 I30 0 100meg
    RconvergeI33 I33 0 100meg
    RconvergeI34 I34 0 100meg
  )
}
```



Co-simulation in SiP: final verification



- Assign package model and power/ground buses

IBIS Device Model Editor

Model Info

Model Name : vader_ni_pg
Manufacturer : Cadence
Package Model : pkg_vader_pds

Estimated Pin Parasitics

	min	typ	max
Resistance :			
Capacitance :			
Inductance :			

IBIS Pin Data

Pin	Signal	IOCell	Resistance	Capacitance	Inductance	DiffPair	Wire Mate
I1	VDD12	CDSDefaultProbe					1
I2	VSS	CDSDefaultProbe					2
I3	LN11_TXP	Rockfish_Tx				I4	3
I4	LN11_TXN	Rockfish_Tx				I3	4
I5	NC	NC					5
I6	NC	NC					6
I7	LN10_TXP	Rockfish_Tx				I8	7
I8	LN10_TXN	Rockfish_Tx				I7	8
I9	NC	NC					9
I10	NC	NC					10
I11	LN9_TXP	Rockfish_Tx				I12	11
I12	LN9_TXN	Rockfish_Tx				I11	12
I13	NC	NC					13
I14	NC	NC					14
I15	LN8_TXP	Rockfish_Tx				I16	15
I16	LN8_TXN	Rockfish_Tx				I15	16
I17	NC	NC					17


Library : cds_models.ndx

Buttons: Add Model, Delete, Edit, TextEdit, View, Close, Help

Co-simulation in SiP: final verification



- Results of detailed Spectre simulation
 - 8 Lane SSO analysis results



Summary



- System-in-Package is the right integration solution for wireless and consumer products
 - It posts great challenges to designs and analyses (differences between single package and PCB designs)
- Design tools are evolving to meet the needs of designers
 - IC-Package-Board co-design and co-simulation enable designs to be optimized to meet design requirements
- SiP Digital tool
 - Providing a co-design environment for SiP interconnect including embedded ICs and the target printed circuit board
 - Including integrated signal integrity, parasitic extraction/modeling and substrate interconnect editing, power delivery, and signal/power interference analyses



Thank you