





Wireless Proximity Communications for 3D System Integration

Tadahiro Kuroda

Keio University

<http://www.kuroda.elec.keio.ac.jp/>

Area Interface for 3D Integration





	Wired	Wireless
2 Chips (Face-to-Face)	 <p>Micro-Bump [1]</p>	 <p>Capacitive Coupling [3]</p>
Over 3 Chips (Face up/dn)	 <p>Through-Si Via [2]</p>	 <p>Inductive Coupling [4]</p>

[1] ISSCC'04, Sony [2] ISSCC'01, MIT [3] ISSCC'03, Univ. Tokyo, Keio Univ. [4] ISSCC'04, Keio Univ.

Outline

Inductive and Capacitive Coupling Link for 3D System Integration





- Inductive vs. Capacitive
- Inductive vs. TSV, μ -bump
- 3D Scaling Scenario

	Wired	Wireless
2 Chips (Face-to-Face)	 <p>Micro-Bump [1]</p>	 <p>Capacitive Coupling [3]</p>
Over 3 Chips (Face up/dn)	 <p>Through-Si Via [2]</p>	 <p>Inductive Coupling [4]</p>

Outline


Inductive and Capacitive Coupling Link for 3D System Integration

- Inductive vs. Capacitive
- Inductive vs. TSV, μ -bump
- 3D Scaling Scenario

	Wired	Wireless
2 Chips (Face-to-Face)	 <p>Micro-Bump [1]</p>	 <p>Capacitive Coupling [3]</p>
Over 3 Chips (Face up/dn)	 <p>Through-Si Via [2]</p>	 <p>Inductive Coupling [4]</p>


Capacitive-Coupling Link

■ Chip to Interposer




[5] CICC'02, NC State Univ.
 [6] ISSCC'05, NC State Univ.

■ Chip to Chip




[3] ISSCC'03, Univ. Tokyo and Keio Univ.
 [7] CICC'05, Univ. Bologna
 [21] ISSCC'07, Univ. Bologna



[8] CICC'03, Sun Microsystems
 [9] ISSCC'04, Sun Microsystems
 [22] ISSCC'07, Sun Microsystems



Inductive-Coupling Link



Multi-layer Wires




Digital CMOS Circuits



(1Gb/s)


ISSCC 2004
[4] Keio Univ.



(200Gb/s)

ISSCC 2005
[10] Keio Univ.
[11] Hiroshima Univ.

VLSI 2005
[12] Hiroshima Univ.
[13] NC State Univ.



(1Tb/s)



ISSCC 2006
[14] Keio Univ.

VLSI 2006
[15] Keio Univ.

(0.14pJ/b)

ISSCC 2007
[23] Keio Univ.
[24] Keio Univ.



Inductive vs. Capacitive: Loss by Body



- Capacitive: only for 2 chips, placed face-to-face
- Inductive: for 2 chips (face-to-face) and ≥ 3 chips (face up/down)

Inductive vs. Capacitive: Package Flexibility


Inductive Coupling




- Inductive: compatible with conventional wire/area bonding

- Capacitive: need new technology for power delivery


Capacitive Coupling



Inductive vs. Capacitive: Range Scalability




Lower Limits by Comparator




Inductive vs. Capacitive: Device Scalability

- Transmission power can be secured even at low V_{DD} 's.







- Coupling coefficient is enlarged by increasing # of metal layers.




Outline

Inductive and Capacitive Coupling Link for 3D System Integration

- Inductive vs. Capacitive
- Inductive vs. TSV, μ -bump
- 3D Scaling Scenario




	Wired	Wireless
2 Chips (Face-to-Face)	 <p>Micro-Bump [1]</p>	 <p>Capacitive Coupling [3]</p>
Over 3 Chips (Face up/dn)	 <p>Through-Si Via [2]</p>	 <p>Inductive Coupling [4]</p>

World Fastest (1Tb/s) Data Rate




[14] ISSCC'06, Keio Univ.

Maximum Data Rate per Channel



World Lowest Energy (0.14pJ/b)



HDTV
H.264/AVC
(23.1Gb/s)


Wire Bonding 200mW

μ -bump
w/ interposer 20mW

Inductive 2mW

[20.2] “A 0.14pJ/b Inductive-Coupling Inter-Chip Data Transceiver with Digitally-Controlled Precise Pulse Shaping”

World Smallest ($1\text{mm}^2/\text{Tb/s}$)






[14] ISSCC'06, Keio Univ.

Horizontal Size

Inductive: $30\mu\text{m}$ pitch \rightarrow $20\mu\text{m}$ pitch
incl. transceiver circuits

TSV/ μ -bump:


need additional area for circuits
difficult to scale due to ESD





Vertical Size

Inductive: no bump, thinner packaging


TSV/Bump: need bump, thicker




Channel Pitch vs. Crosstalk



Narrower Pitch by Time Interleaving








As Reliable As Wireline (BER 10^{-13})



[14] ISSCC'06, Keio Univ.

• Easy to synchronize


Misalignment Tolerance



• $3 \mu\text{m}$ alignment error can be compensated by 5% power increase.


Cost

	Inductive	TSV, μ -bump
Process	Standard CMOS	New development
ESD protection	No need	Need
Cost penalty	Small	Large





AC Coupling

- No need for level shifters under different V_{DD} 's
- No need for additional V_{DD} 's nor thick gate oxide transistors
- V_{DD} 's can change: in burn-in, dynamic voltage scaling



Detachable


- **At-speed test possible if same transceiver are arranged in test head:**
 - solve KGD problem
 - improve yield
 - remove built-in test circuit
- **Wafer entirely test possible:**
 - reduce test time and cost (¢ 3 /min)
- **Avoid Pad damage by probe:**
 - raise yield
- **Replace a high-speed connector:**
 - improve reliability
 - reduce cost



Outline

Inductive and Capacitive Coupling Link for 3D System Integration


- Inductive vs. Capacitive
- Inductive vs. TSV, μ -bump
- 3D Scaling Scenario




3D Scaling Scenario

Cost/Performance will be improved by a 3D scaling scenario:

Inductive Coupling Link
(Communication)




Field Effect Transistor
(Computation)



Transistor Size	[x]	$1/\alpha$
Power Supply Voltage	[V]	$1/\alpha$
Chip Thickness	[T]	$1/\alpha$
Coil Turn Number (Layer #)	[n]	$\alpha^{0.8}$
Current	[I]	$1/\alpha$
Circuit Delay Time	[t]~[CVI]	$1/\alpha$
Coil Diameter	[D]~[1/x]	$1/\alpha$
Self Inductance	[L]~[n ² D ^{1.6}]	1
Magnetic Coupling Coefficient	[k]	1
Receive Signal	[v _R]~[kn ² D ^{1.6} (I/t)]	1
Crosstalk	[v _{RS} /v _{RN}]	1
Data Rate / Channel	[1/t]	α
Channel Number / Area	[1/D ²]	α^2
Aggregated Data Rate / Area	[1/tD ²]	α^3
Energy / Bit	[tV]	$1/\alpha^3$

[20] ESSCIRC'06, Keio Univ.

3D Technology Roadmap



Summary (1) : Inductive vs. Capacitive


- Inductive coupling has advantages over capacitive coupling in terms of coupling strength through body, package flexibility, communication range scalability, and device scalability.
- Inductive coupling can link >2 chips (face up or down).

Summary (2) : Inductive vs. TSV/ μ -Bump

- Inductive coupling bears comparison with TSV/ μ -Bump in terms of data rate (1Tb/s), reliability (BER $<10^{-13}$), energy dissipation (0.1pJ/b)
- Inductive coupling is applicable to a standard CMOS, and less expensive than TSV/ μ -Bump.
- Inductive coupling can eliminate ESD protection to lower delay, power, area.
- Inductive coupling exhibits high alignment tolerance.
- Inductive coupling provides with AC coupling link and makes interface design easy under multiple/variable V_{DD} 's.
- Inductive coupling may make non-contact testing possible.

Summary (3) : 3D Scaling Scenario

- Constant magnetic field scaling scenario by thinning chip thickness is proposed as a new guideline for 3D integration.



To Probe Further

- [1] T. Ezaki, et al., "A 160Gb/s Interface Design Configuration for Multichip LSI," *ISSCC Dig. Tech. Papers*, pp.140-141, Feb. 2004.
- [2] J. Burns, et al., "Three-Dimensional Integrated Circuits for Low-Power, High-Bandwidth Systems on a Chip," *ISSCC*, pp.268-269, Feb. 2001.
- [3] K. Kanda, et al., "A 1.27Gb/s/ch 3mW/pin Wireless Superconnect (WSC) Interface Scheme," *ISSCC*, pp.186-187, Feb. 2003.
- [4] D. Mizoguchi, et al., "A 1.2Gb/s/pin Wireless Superconnect Based on Inductive Inter-chip Signaling (IIS)," *ISSCC*, pp.142-143, Feb. 2004.
- [5] S. Mick et al. "4Gbps High-Density AC Coupled Interconnection," *CICC*, pp.133-140, May 2002.
- [6] L. Luo, et al., "3Gb/s AC-Coupled Chip-to-Chip Communication using a Low-Swing Pulse Receiver," *ISSCC*, pp.522-523, Feb. 2005.
- [7] A. Fazzi, et al., "A 0.14mW/Gbps high-density capacitive interface for 3D system integration," *CICC*, pp.101-104, Sep. 2005.
- [8] R. Drost, et al., "Proximity Communication," *CICC*, pp.469-472, Sep. 2003.
- [9] R. Drost, et al., "Electronic Alignment for Proximity Communication," *ISSCC*, pp.144-145, Feb. 2004.
- [10] N. Miura, et al., "A 195Gb/s 1.2W 3D-Stacked Inductive Inter-Chip Wireless Superconnect with Transmit Power Control Scheme," *ISSCC*, pp.264-265, Feb. 2005.
- [11] A. Iwata, et al., "A 3D Integration Scheme utilizing Wireless Interconnections for Implementing Hyper Brains," *ISSCC*, pp.262-263, Feb. 2005.
- [12] M. Sasaki, et al., "A 0.95mW/1.0Gbps Spiral-Inductor Based Wireless Chip-Interconnect with Asynchronous Communication Scheme," *Symposium on VLSI Circuits*, pp.348-351, Jun. 2005.
- [13] Jian Xu, et al., "2.8 Gb/s inductively coupled interconnect for 3D ICs," *Symposium on VLSI Circuits*, pp.352-355, Jun. 2005.
- [14] N. Miura, et al., "A 1Tb/s 3W Inductive-Coupling Transceiver for Inter-Chip Clock and Data Link," *ISSCC*, pp.424-425, Feb. 2006.
- [15] M. Inoue, et al., "Daisy Chain for Power Reduction in Inductive-Coupling CMOS Link," *Symposium on VLSI Circuits*, pp.80-81, Jun. 2006.
- [16] N. Miura, et al., "A 0.14pJ/b Inductive-Coupling Inter-Chip Data Transceiver with Digitally-Controlled Precise Pulse Shaping," *ISSCC*, [20.2], Feb. 2007.
- [17] N. Miura, et al., "Analysis and Design of Inductive Coupling and Transceiver Circuit for Inductive Inter-Chip Wireless Superconnect," *Symposium on VLSI Circuits*, pp. 246-249, Jun. 2004.
- [18] H. Ishikuro, et al., "An Attachable Wireless Chip-Access Interface for Arbitrary Data Rate Using Pulse-Based Inductive-Coupling through LSI Package," *ISSCC*, [20.3], Feb. 2007.
- [19] N. Miura, et al., "Cross Talk Countermeasures in Inductive Inter-Chip Wireless Superconnect," *CICC*, pp.99-102, Oct. 2004.
- [20] T. Kuroda, et al., "Perspective of Low-Power and High-Speed Wireless Inter-Chip Communications for SiP Integration," *ESSCIRC*, pp.3-6, Sep. 2006.
- [21] A. Fazzi, et al., "3D Capacitive Interface with Mono- and Bi-Directional Capabilities," *ISSCC*, pp.262-263, Feb. 2007.
- [22] D. Hopkins, et al., "Circuit Techniques to Enable 430Gb/s/mm² Proximity Communication," *ISSCC*, pp.274-275, Feb. 2007.
- [23] N. Miura, et al., "A 0.14pJ/b Inductive-Coupling Inter-Chip Data Transceiver with Digitally-Controlled Precise Pulse Shaping," *ISSCC*, pp.264-265, Feb. 2007.
- [24] H. Ishikuro, et al., "An Attachable Wireless Chip-Access Interface for Arbitrary Data Rate Using Pulse-Based Inductive-Coupling through LSI Package," *ISSCC*, pp.266-267, Feb. 2007.