Future Directions in IC and Package Design Workshop, Oct. 28, 2007

# Wireless Proximity Communications for 3D System Integration

#### Tadahiro Kuroda Keio University http://www.kuroda.elec.keio.ac.jp/



© T. Kuroda (1/29)

#### **Area Interface for 3D Integration**



[1] ISSCC'04, Sony [2] ISSCC'01, MIT [3] ISSCC'03, Univ. Tokyo, Keio Univ. [4] ISSCC'04, Keio Univ. © T. Kuroda (2/29)

#### Outline

Inductive and Capacitive Coupling Link for 3D System Integration

- Inductive vs. Capacitive
- **Inductive vs. TSV**, μ-bump
- 3D Scaling Scenario



#### Outline

Inductive and Capacitive Coupling Link for 3D System Integration

- Inductive vs. Capacitive
- Inductive vs. TSV, μ-bump
- 3D Scaling Scenario



#### **Capacitive-Coupling Link**

#### Chip to Interposer



## **Inductive-Coupling Link**



© T. Kuroda (6/29)

[13] NC State Univ.

#### Inductive vs. Capacitive: Loss by Body



Capacitive: only for 2 chips, placed face-to-face
Inductive: for 2 chips (face-to-face) and ≥3 chips (face up/down)

© T. Kuroda (7/29)

#### Inductive vs. Capacitive: Package Flexibility



© T. Kuroda (8/29)

#### Inductive vs. Capacitive: Range Scalability



© T. Kuroda (9/29)

#### Inductive vs. Capacitive: Device Scalability

Transmission power can be secured even at low V<sub>DD</sub>'s.



Coupling coefficient is enlarged by increasing # of metal layers.



#### Outline

Inductive and Capacitive Coupling Link for 3D System Integration

- Inductive vs. Capacitive
- **Inductive vs. TSV**, μ-bump
- 3D Scaling Scenario



#### World Fastest (1Tb/s) Data Rate



© T. Kuroda (12/29)

#### **Maximum Data Rate per Channel**



[17] Symp. on VLSI Circuits'06, Keio Univ.

© T. Kuroda (13/29)

#### World Lowest Energy (0.14pJ/b)



[20.2] "A 0.14pJ/b Inductive-Coupling Inter-Chip Data Transceiver with Digitally-Controlled Precise Pulse Shaping"

© T. Kuroda (14/29)

[16] ISSCC'07, Keio Univ.

### World Smallest (1mm<sup>2</sup>/Tb/s)



© T. Kuroda (15/29)

#### **Channel Pitch vs. Crosstalk**



<sup>©</sup> T. Kuroda (16/29)

#### **Narrower Pitch by Time Interleaving**



#### As Reliable As Wireline (BER<10<sup>-13</sup>)



© T. Kuroda (18/29)

#### **Misalignment Tolerance**



•3µm alignment error can be compensated by 5% power increase. © T. Kuroda (19/29)

#### Cost

	Inductive	TSV, μ-bump
Process	Standard CMOS	New development
ESD protection	No need	Need
Cost penalty	Small	Large



#### **AC Coupling**

•No need for level shifters under different  $V_{DD}$ 's •No need for additional  $V_{DD}$ 's nor thick gate oxide transistors • $V_{DD}$ 's can change: in burn-in, dynamic voltage scaling



[20] ESSCIRC'06, Keio Univ.

© T. Kuroda (21/29)

#### **Detachable**

- At-speed test possible if same transceiver are arranged in test head: solve KGD problem improve yield remove built-in test circuit
- Wafer entirely test possible: reduce test time and cost ( ¢ 3 /min)
- Avoid Pad damage by probe: raise yield
- Replace a high-speed connector: improve reliability reduce cost







#### Outline

#### Inductive and Capacitive Coupling Link for 3D System Integration

- Inductive vs. Capacitive
- Inductive vs. TSV, μ-bump
- 3D Scaling Scenario



# **3D Scaling Scenario**

**Transistor Size** 

**Chip Thickness** 

Current

**Power Supply Voltage** 

Coil Turn Number (Layer #)

[x]

[1]

[7]

[*n*]

ſЛ

1/α

1*Ι*α.

1/α α<sup>0.8</sup>

1/α

# **Cost/Performance will be improved by a 3D scaling scenario:**



#### **3D Technology Roadmap**



© T. Kuroda (25/29)

# Summary (1) : Inductive vs. Capacitive

- Inductive coupling has advantages over capacitive coupling in terms of coupling strength through body, package flexibility, communication range scalability, and device scalability.
- Inductive coupling can link >2 chips (face up or down).

## Summary (2) : Inductive vs. TSV/µ-Bump

- Inductive coupling bears comparison with TSV/μ-Bump in terms of data rate (1Tb/s), reliability (BER<10<sup>-13</sup>), energy dissipation (0.1pJ/b)
- Inductive coupling is applicable to a standard CMOS, and less expensive than TSV/μ-Bump.
- Inductive coupling can eliminate ESD protection to lower delay, power, area.
- Inductive coupling exhibits high alignment tolerance.
- Inductive coupling provides with AC coupling link and makes interface design easy under multiple/variable V<sub>DD</sub>'s.
- Inductive coupling may make non-contact testing possible.

# Summary (3) : 3D Scaling Scenario

Constant magnetic field scaling scenario by thinning chip thickness is proposed as a new guideline for 3D integration.



© T. Kuroda (28/29)

## **To Probe Further**

- [1] T. Ezaki, et al., "A 160Gb/s Interface Design Configuration for Multichip LSI," ISSCC Dig. Tech. Papers, pp.140-141, Feb. 2004.
- [2] J. Burns, et al., "Three-Dimensional Integrated Circuits for Low-Power, High-Bandwidth Systems on a Chip," ISSCC, pp.268-269, Feb. 2001.
- [3] K. Kanda, et al., "A 1.27Gb/s/ch 3mW/pin Wireless Superconnect (WSC) Interface Scheme," /SSCC, pp.186-187, Feb. 2003.
- [4] D. Mizoguchi, et al., "A 1.2Gb/s/pin Wireless Superconnect Based on Inductive Inter-chip Signaling (IIS)," ISSCC, pp.142-143, Feb. 2004.
- [5] S. Mick et al. "4Gbps High-Density AC Coupled Interconnection," CICC, pp.133-140, May 2002.
- [6] L. Luo, et al., "3Gb/s AC-Coupled Chip-to-Chip Communication using a Low-Swing Pulse Receiver," ISSCC, pp.522-523, Feb. 2005.
- [7] A. Fazzi, et al., "A 0.14mW/Gbps high-density capacitive interface for 3D system integration," C/CC, pp.101-104, Sep. 2005.
- [8] R. Drost, et al., "Proximity Communication," CICC, pp.469-472, Sep. 2003.
- [9] R. Drost, et al., "Electronic Alignment for Proximity Communication," ISSCC, pp.144-145, Feb. 2004.
- [10] N. Miura, et al., "A 195Gb/s 1.2W 3D-Stacked Inductive Inter-Chip Wireless Superconnect with Transmit Power Control Scheme," *ISSCC*, pp.264-265, Feb. 2005.
- [11] A. Iwata, et al., "A 3D Integration Scheme utilizing Wireless Interconnections for Implementing Hyper Brains," *ISSCC*, pp.262-263, Feb. 2005.
- [12] M. Sasaki, et al., "A 0.95mW/1.0Gbps Spiral-Inductor Based Wireless Chip-Interconnect with Asynchronous Communication Scheme," *Symposium on VLSI Circuits*, pp.348-351, Jun. 2005.
- [13] Jian Xu, et al., "2.8 Gb/s inductively coupled interconnect for 3D ICs," Symposium on VLSI Circuits, pp.352-355, Jun. 2005.
- [14] N. Miura, et al., "A 1Tb/s 3W Inductive-Coupling Transceiver for Inter-Chip Clock and Data Link," ISSCC, pp.424-425, Feb. 2006.
- [15] M. Inoue, et al., "Daisy Chain for Power Reduction in Inductive-Coupling CMOS Link," Symposium on VLSI Circuits, pp.80-81, Jun. 2006.
- [16] N. Miura, et al., "A 0.14pJ/b Inductive-Coupling Inter-Chip Data Transceiver with Digitally-Controlled Precise Pulse Shaping," *ISSCC*, [20.2], Feb. 2007.
- [17] N. Miura, et al., "Analysis and Design of Inductive Coupling and Transceiver Circuit for Inductive Inter-Chip Wireless Superconnect," Symposium on VLSI Circuits, pp. 246-249, Jun. 2004.
- [18] H. Ishikuro, et al., "An Attachable Wireless Chip-Access Interface for Arbitrary Data Rate Using Pulse-Based Inductive-Coupling through LSI Package," *ISSCC*, [20.3], Feb. 2007.
- [19] N. Miura, et al., "Cross Talk Countermeasures in Inductive Inter-Chip Wireless Superconnect," CICC, pp.99-102, Oct. 2004.
- [20] T. Kuroda, et al., "Perspective of Low-Power and High-Speed Wireless Inter-Chip Communications for SiP Integration," *ESSCIRC*, pp.3-6, Sep. 2006.
- [21] A. Fazzi, et al., "3D Capacitive Interface with Mono- and Bi-Directional Capabilities," ISSCC, pp.262-263, Feb. 2007.
- [22] D. Hopkins, et al., "Circuit Techniques to Enable 430Gb/s/mm<sup>2</sup> Proximity Communication," /SSCC, pp.274-275, Feb. 2007.
- [23] N. Miura, et al., "A 0.14pJ/b Inductive-Coupling Inter-Chip Data Transceiver with Digitally-Controlled Precise Pulse Shaping," *ISSCC*, pp.264-265, Feb. 2007.
- [24] H. Ishikuro, et al., "An Attachable Wireless Chip-Access Interface for Arbitrary Data Rate Using Pulse-Based Inductive-Coupling through LSI Package," *ISSCC*, pp.266-267, Feb. 2007.