

# 17th International Memory Workshop

# May 18th - 21th 2025

## **Organizing Committee:**

General Chair: Haitao Liu, Micron Technology, USA Publicity Chair: Antonio Arreghini, Imec, Belgium Technical Chair: Sangbum Kim, SNU, South Korea Finance Chair: Prashant Maihi, Intel, USA

#### Scientific Committee:

Hao Meng, CXMT, China Sumio Ikegawa, Everspin, USA Fumie Kikushima, Kioxia, Japan Teng-Hao(Elton) Yeh, Macronix, Taiwan Yong Kyu Lee, Samsung, Korea Seho Lee, SK Hynix, Korea Henry Chin, WDC, USA Zhiliang XIA, YMTC, China Nanbo Gong, IBM, USA Nhan Do, Microchip, USA Michiel Van Duuren. NXP. Netherlands Shibun Tsuda, Renesas, Japan Jun Okuno, SONY, Japan Mattia Boniardi, ST Microelectronics, Italy Robert Glazewski, Texas Instruments, USA Katherine Chiang, TSMC, Taiwan Frederick Chen, Winbond, Taiwan Xiao Gong, National Univ. of Singapore, Singapore Bin Gao, Tsinghua Univ., China Laurent Grenouillet, CEA-Leti, France Stephan Menzel, Forschungszentrum Jüelich, Germany Xaioxin Xu, IME, China Ludovic Goux, Imec, Belgium Arun Karamcheti, Applied Materials, USA Takumi Mikawa, Screen, Japan Motoyuki Sato, Tel, Japan

## **Advisory Committee:**

Srivardhan Gowda, *Micron Technology*, USA Dirk Wouters, *RWTH Aachen*, Germany Thomas Mikolajick, *Namlab&TU*, Germany

# **Summary of Events**

	Jul.							
Sunday, M	lay 18 <sup>th</sup>							
Tutorial #1	I – HBM	8:30AM - 11:30AM						
Lunch (Pro	vided)	11:30AM - 1:15PM						
Tutorial #2	2 – Emerging Memory	1:15 PM – 4:15PM						
Monday, N	lay 19 <sup>rh</sup>							
Opening r	emarks	8:30AM - 8:50AM						
Session #	1 –Keynotes	8:50AM - 10:20AM						
Session #2	2 – DRAM	10:50AM – 12:05PM						
Lunch (Pro	vided)/Committee Luncheon	12:05PM - 2:05PM						
Session #3	3 – NAND I	2:05PM - 3:45PM						
Poster Ses	ssion + Reception	5:30PM - 8:30PM						
Tuesday, May 20th								
Session #	4 - In-Memory Computing	8:30AM - 10:10AM						
Session #	5 – NAND II	10:40AM - 12:20PM						
Lunch (Pro	vided)	12:20PM – 2:15PM						
Session #6	6 – Emerging Memory	2:15PM - 3:55PM						
Panel Disc	cussion	4:20PM - 5:30PM						
Banquet		7:00PM – 9:00PM						
Wednesda	y, May 21 <sup>st</sup>							
Session #7 - NAND III		8:30AM - 10:10AM						
Session #8 - Ferro		10:40AM - 11:55AM						
Closing Re	emarks – Best papers awards	11:55AM – 12:15PM						
Sunday,	May 18 <sup>th</sup>							
Tutorial #	1 8:30AM – 11:30AM Adva	nced DRAMs and HBM						
Chair:	Motoyuki Sato, Tel							
	Katherine Chiang, TSMC							
08:30AM	Gaurav Thareja, Applied Materials, "Materials, Processes and Systems Co-optimization for advanced HBMs"							
09:20AM								
10:10AM-	-10:40AM Coffee Break							
10:40AM Gummadi Ram, NVIDIA, "(Tentative) HBM system"								
11:30AM-	-1:15PM Lunch (Provided)							
		Emerging Memory						
Chair:	Ludovic Goux, Imec							
1:15DM	Stephan Menzel, Forschungs							
1:15PW	1:15PM Kai Ni, University of Notre Dame, "Rethinking Vertical NAND: How Ferroelectrics Can Potentially Change the Game"							
2:05PM								
2:55PM—3:25PM Coffee Break								
3:25PM	3:25PM Enrico Piccinini, Applied Materials, "Simulation-driven							

material engineering for memory devices"

## Monday, May 19th

Poster Session

6:00PM - 8:30PM

**[P1] Teng-Hao Yeh**, *Macronix International (MXIC)*, "Utilizing 2T SONOS Cell Characteristics for L2/Euclidean Distance Computing – From Unit Cell to Array Operations"

**[P2] Anurag Swarnkar**, *Imec,* "Design Technology Co-Optiomzation of 3D SRAM Macro in Nanosheet Technology for High-Bandwidth Applications"

**[P3S] Tarcisius Januel,** *CEA-Leti, Univ. Grenoble Alpes,* "Dual-Mode 16kb Memory: Transforming a Ferroelectric Capacitor Bitcell into Resistive Filamentary Memory"

**[P4] Po-Hao Tseng,** *Macronix International*, "Monolithic 3D Macro Integrating CMOS with Ambipolar SONOS Tunnel FET for High Performance Edge-Al Computing Applications"

[P5] David Lehninger, Fraunhofer IPMS, "Al-Doped HZO: A BEoL compatible Ferroelectric Material for Automotive-Grade Memory"

**[P6] Wooseok Choi**, *IBM*, "Hardware Implementation of Ring Oscillator Networks Coupled by BEOL Integrated ReRAM for Associative Memory Tasks"

**[P7] Enrico Piccinini,** *Applied Materials*, "Simulation of Ge-rich PCM Device Material Evolution from Post-Deposition Anneal to Programming Operations"

**[P8S] Junnosuke Furukawa**, *University of Tokyo*, "Bayesian Neural Network Realization by Random Telegraph Noise in 40nm TaOX ReRAM CiM"

[P9S] Marcelo Correa Cueto, Weebit Nano Ltd, "Relaxation-Aware Programming in RRAM: Evaluating and Optimizing Write Termination"

**[P10S] Mufeng Chen,** *Purdue University*, "Analog Multilevel eDRAM-RRAM CIM for Zeroth-Order Fine-tuning of LLMs"

[P11S] Pufan Xu, Tsinghua University, "A Precision-Adaptive ECC Strategy with Computing Fusion Decoding for Near/In-Memory Computing"

**[P12] Koji Sakui**, Unisantis, "Dynamic Flash Memory Operation Experimentally Validated with 65nm SOI Technology"

[P13S] Djihad Nacereddine Bouakaz, KU Leuven, "1kb IGZO TFT based Static Random Access Memory for IoT applications"

**[P14] John Hoang,** Lam Research Corporation, "Enabling Merged 3D NAND Memory Hole and Interlayer Dielectric (ILD) Contact Etches with Deposition and Etch Co-Optimization (DECO)"

**[P15] Joshua Collins**, *Lam Research Corporation*, "Deposition of ALD-Molybdenum for Flash Memory Wordline Metallization"

Monday May 19 <sup>th</sup>		Tuesday May 20th		Wednesday May 21st		
		Session #	4 8:30AM – 10:10AM In-Memory Computing	Session #	7 8:30AM – 10:10AM NAND III	
08:30AM	Haitao Liu, Opening Remarks	Chairs:	Mattia Boniardi, ST Microelectronics	Chairs:	Yong Kyu Lee, Samsung	
			Takumi Mikawa, Screen		Prashant Majhi, Intel	
Session t	1 8:50AM – 10:20AM Keynotes	8:30AM	[4.1] Steven Lemke, SST, "Reliability and Accuracy of a	8:30AM	[7.1] Tae-Gon Lee, Samsung Electronics Co., "On-Chip	
Chairs:	Haitao Liu, Micron		Qualified Split-Gate Flash In-Memory Compute		Capacitors with Wall-Type Structure in 9th Generation 3D	
Onano.	Sangbum Kim, Seoul National Univ.		Technology" Invited		VNAND Flash Memory"	
	Canga and tami, Cook in all of the Cook in a c	8:55AM	[4.2S] Hechen Ji, Beijing University of Posts and	8:55AM	[7.2] Abhijith Prakash, Sandisk Technologies, Inc., "Low	
8:50AM	[1.1] Krishnan Subramanian, Micron, NAND flash		Telecommunications, "High-parallel In-memory Data		Cost 'On Pitch Select Gate' (OPS) Technology for 3D	
	innovation in the Al Era" Invited	0.00444	Sorting based on 40nm Analog RRAM Chip"	0.00444	Flash Memory"	
9:20AM	[1.2] Su Jin Ahn, Samsung, "Future Technology	9:20AM	[4.3S] Eknath Sarkar, Georgia Institute of Technology, "Analog In-Memory-Compute with Multi-bit Silicon Ferro	9:20AM	[7.3] Jeongyoon Yeo, Samsung Electronics, "Innovative V-NAND Flash Structure with Dual Trap Layer for Future	
	Outlook on DRAM/Flash Memories for More Moore		FinFET Array for Improved Energy and Area Efficiency"		Generations of Multi-Bit Device"	
and More Than Moore" Invited		9:45AM	[4.4] Sidney Tsai, IBM, "Analog Al Accelerators for	9:45AM	[7.4] Hao-Ling Tang, Applied Materials, "Demonstration of	
9:50AM	[1.3] Dmitri Strukov, UCSB, "Controlling ReRAM's	3.43AW	Transformer-based Language Models: Hardware,	9.43AW	Conformal MoS2 on High-Aspect-Ratio Structures up to	
	Switching Characteristics with Shadow Memory for		Workload, and Power Performance" Invited		40:1 and Exploration of Manufacturability in a 300mm Fab	
40.00444	Continual Learning"Invited	10:10AM	Break		for 3D NAND applications"	
10:20AM	Break	Session #	5 10:40AM – 12:20PM NAND II	10:10AM	Break	
		Chairs:	Antonio Arreghini, Imec			
	2 10:50AM – 12:05PM DRAM		Fumie Kikushima, Kioxia	Session #	8 10:40AM – 12:15PM Ferro	
Chairs:	Motoyuki Sato, Tel	10:40AM	[5.1] Kana Kudo, Kioxia, "Energy-Efficient In-Memory	Chair:	Prashant Majhi, Intel	
	Frederick Chen, Winbond		Computing using 3D Flash Memory with Sequential Multi-		Jun Okuno, SONY	
10:50AM	[2.1] Daisuke Matsubayashi, imec, Accurate off-		Block Activation and Current Control Cell (CC cell)"	10:40AM	[8.1S] Mor Dahan, Technion, "Novel Ultrafast Non-	
	current evaluation by parasitic capacitance extraction	11:05AM	[5.2] Junyoung Lee, Samsung Electronics,		Destructive Readout of FeRAM by Low-Voltage Transient	
	in capacitor-less DRAM cells"		"Development of Innovative Self-Aligned SSL Mold (SASM) Scheme with Remarkable Reduction of Chip		Current"	
11:15AM	[2.2S] Po-Kai Hsu, Georgia Institute of Technology,		Size"	11:05AM	[8.2S] Lance Fernandes, , Georgia Tech, "Comparative	
	"Monolithic 3D Stackable DRAM Design with BEOL-	11:30AM	[5.3] Teng-Hao Yeh, Macronix International (MXIC), "A		Study of Channel Materials for Ferroelectric NAND Applications"	
11:40AM	Compatible Oxide Channel Access Transistor"  [2.3] Onur Mutlu, ETH Zurich, "Memory-Centric	11.507 (17)	Novel 3D Stacked Vertical-Channel High-Voltage	11:30AM	[8.3] Asif Khan, Georgia Tech, "Ferroelectrics for Vertical	
11.40AW	Computing: Solving Computing's Memory Problem"		Peripheral Transistor for Largely Scaled the WL Driver	11.50/11/1	NAND Flash Applications" Invited	
	Invited		Circuit of 1000-layer 3D NAND Flash"		17/11/01 I don't ppiloations	
12:05PM	Lunch (Provided) / Committee Luncheon	11:55AM	[5.4] Albert Chen, Sandisk Technologies, Inc., "On the	11:55AM	Haitao Liu, Closing Remarks	
			Challenges of Open-Block Reads in 3D NAND"	12:05PM	Sangbum Kim, Best Paper Award Announcement	
			Lunch (Provided)			
	3 2:05PM – 3:45PM NAND I		6 2:15PM – 3:55PM Emerging Memory			
Chairs:	Fumie Kikushima, Kioxia	Chairs:	Michiel Van Duuren, NXP		Premium Sponsor	
0.05014	Henry Chin, Sandisk	2:15PM	Stephan Menzel, Forschungszentrum Jülich [6.1] John Sung, MXIC, "Enhancing 3D XPT/SOM			
2:05PM	[3.1] Hiroshi Maejima, Kioxia Corporation, "Crossed Bit Line Architecture (CBL) in 3D Flash memory	2. ISFIVI	Reliability: Strategies for Mitigating Spike Current and		APPLIED MATERIALS.	
	CMOS Directly Bonded to Array (CBA) Structure"		Improving Read Endurance" Invited		make possible	
2:30PM	[3.2] Chanyang Park, Samsung Electronics, "First	2:40PM	[6.2S] Song-hyeon Kuk, KA/ST, "Proposal of Block			
2.001	Demonstration of Threshold Voltage Modeling in		Erase and Verify Schemes for Ferroelectric NAND:		Distinguis Comment	
	Multi-Hole V-NAND Flash Architecture with		Overcoming Critical Challenges from Threshold Voltage		Platinum Sponsor	
	Noncircular Channel Hole Profiles"		Polarity"		exmt	
2:55PM	[3.3] Sana Rachidi, Imec, "Hole-Side Airgap	3:05PM	[6.3] Thi Van Anh Nguyen, Tohoku Univ., "Low write		CAITIC	
	Integration as Enabler for 3D NAND Flash Z-Pitch		power and Field-free sub-ns write speed SOT-MRAM cell			
0.00014	Scaling"		with Design Technology of Canted SOT structure and Magnetic Anisotropy for NVM"			
3:20PM	[3.4] Masaaki Higuchi, <i>Micron</i> , "Modeling of the	3:30PM	[6.4] Syed M. Alam, Everspin, "STT-MRAM Antifuse		Gold Sponsors	
	impact of elliptical shapes on main Read Window Budget mechanisms in 3D NAND"	0.001 W	Macro for Memory, SoC, and FPGA Chips" <i>Invited</i>	2	KIOXIA Lam: SAMSUNG WYMTC	
	Daagot moonamono in ob NAND	3:55PM	Break	<u>v</u>	RESEARCH ON HOUSE	
Reception 5:30PM - 8:30PM		Panel Dis				
Reception 5:30PM – 8:30PM Sponsored by Applied Materials		Topic:	"Memories for AI (tentative)"		Silver Sponsors	
Sponsored by Applied Materials			r: Jian Chen, Micron			
Poster Session 6:00PM – 8:30PM		Panellists	:: Dr. Insoo Yoon, SanDisk Corp	RA	MX PSMC TEL	
Chair: Arun Karamcheti, Applied Materials			Dr. Seho Lee, SK Hynix		GOSH, KAN SKUTONS	
	nbo Gong, IBM		Dr. Sidney Tsai, IBM TBD, Nivida Corp	<u></u> 8	pmemory micron. SYNOPSYS SCREEN MIC	
		Banquet	7:00PM – 9:00PM		MAGINIST TO A LITTLE OF THE PARTY OF T	
			11001 111 01001 181			