

17th International Memory Workshop

May 18th - 21th 2025

Organizing Committee:

General Chair: Haitao Liu, *Micron*, USA
Publicity Chair: Antonio Arreghini, *Imec*, Belgium
Technical Chair: Sangbum Kim, SNU, South Korea

Finance Chair: Prashant Majhi, Intel, USA

Scientific Committee:

Hao Meng, CXMT, China Sumio Ikegawa, Everspin, USA Fumie Kikushima, Kioxia, Japan Teng-Hao (Elton) Yeh, Macronix, Taiwan Yong Kyu Lee, Samsung, Korea Seho Lee, SK Hynix, Korea Henry Chin, WDC, USA Zhiliang XIA, YMTC, China Nanbo Gong, IBM, USA Nhan Do, Microchip, USA Michiel Van Duuren, NXP, Netherlands Shibun Tsuda, Renesas, Japan Jun Okuno, SONY, Japan Mattia Boniardi, ST Microelectronics, Italy Robert Glazewski, Texas Instruments, USA Katherine Chiang, TSMC, Taiwan Frederick Chen, Winbond, Taiwan Xiao Gong, National U of Singapore, Singapore Bin Gao, Tsinghua Univ., China Laurent Grenouillet, CEA-Leti, France Stephan Menzel, Forschungszentrum Jülich, Germany Xajoxin Xu. IME. China Ludovic Goux. Imec. Belgium Arun Karamcheti, Applied Materials, USA Takumi Mikawa, Screen, Japan Motoyuki Sato, Tel, Japan

Advisory Committee:

Srivardhan Gowda, *Intel*, USA Dirk Wouters, *RWTH Aachen*, Germany Thomas Mikolajick, *Namlab&TU*, Germany

Summary of Events

Emerging Memory

Sunday, May 18th					
Tutorial #1 - Advanced DRAM and HBM	8:30AM - 11:30AM				
Lunch (Provided)	11:30AM - 1:15PM				
Tutorial #2 - Emerging Memory	1:15 PM – 4:15PM				
Monday, May 19 ^{rh}					
Opening remarks	8:30AM - 8:50AM				
Ses sion #1 -Keynotes	8:50AM - 10:20AM				
Session #2 - DRAM	10:50AM - 12:05PM				
Lunch (Provided)/Committee Luncheon	12:05PM - 2:05PM				
Session #3 - NAND I	2:05PM - 3:45PM				
Poster Session + Reception	5:30PM - 8:30PM				
Tue sday, May 20th					
Session #4 - In-Memory Computing	8:30AM - 10:10AM				
Session #5 - NAND II	10:40AM - 12:20PM				
Lunch (Provided)	12:20PM – 2:15PM				
Session #6 - Emerging Memory	2:15PM - 3:55PM				
Panel Discussion	4:20PM - 5:30PM				
Banquet	7:00PM - 9:00PM				
Wednesday, May 21st					
Session #7 - NAND III	8:30AM - 10:10AM				
Ses sion #8 – Ferro	10:40AM - 11:55AM				
Closing Remarks – Best papers awards	11:55AM – 12:15PM				
Sunday, May 18th					
Tutorial #1 8:30AM - 11:30AM Adv	anced DRAM and HBM				
Chair: First name Last name, Affiliat	tion				
08:30AM Gaurav Thareja , <i>Applied Materials</i> , "Process and Materials for HBM"					
09:20AM Hans (Han Suk) Ko, SK Hynix, "(Tentative) Devices and Circuits for HBM"					
10:10AM—10:40AM Coffee Break					
10:40AM Ram Gummadi, NVIDIA, "(Tentative) HBM for GPU and HPC"					
11:30AM—1:15PM Lunch (Provided)					

Tutorial #2: 1:15PM - 4:15PM

Applications"

Ferroelectric NAND"

First name Last name. Affiliation

Coffee Break

Material Engineering for Memory Devices"

Kai Ni, University of Notre Dame, "(Tentative)

Memory: From Device Physics to Al-oriented

Mattia Boniardi, ST, "Embedded Phase Change

Enrico Piccinini, Applied Materials, "Simulation-driven

Chair:

1:15PM

2:05PM

3:25PM

2:55PM-3:25PM

Monday, May 19th

Poster Session 6:00PM – 8:30PM

[P1] Teng-Hao Yeh, Macronix International (MXIC), "Utilizing 2T SONOS Cell Characteristics for L2/Euclidean Distance Computing – From Unit Cell to Array Operations"

[P2] Anurag Swarnkar, Imec, "Design Technology Co-Optiomzation of 3D SRAM Macro in Nanosheet Technology for High-Bandwidth Applications"

[P3S] Elisa Vianello, *Univ. Grenoble Alpes*, "Dual-Mode 16kb Memory: Transforming a Ferroelectric Capacitor Bitcell into Resistive Filamentary Memory"

[P4] Po-Hao Tseng, Macronix International, "Monolithic 3D Macro Integrating CMOS with Ambipolar SONOS Tunnel FET for High Performance Edge-Al Computing Applications"

[P5] David Lehninger, Fraunhofer IPMS, "Al-Doped HZO: A BEoL compatible Ferroelectric Material for Automotive-Grade Memory"

[P6] Wooseok Choi, *IBM*, "Hardware Implementation of Ring Oscillator Networks Coupled by BEOL Integrated ReRAM for Associative Memory Tasks"

[P7] Enrico Piccinini, Applied Materials, "Simulation of Ge-rich PCM Device Material Evolution from Post-Deposition Anneal to Programming Operations"

[P8S] Junnosuke Furukawa, University of Tokyo, "Bayesian Neural Network Realization by Random Telegraph Noise in 40nm TaOX ReRAM CiM"

[P9S] Marcelo Correa Cueto, Weebit Nano Ltd, "Relaxation-Aware Programming in RRAM: Evaluating and Optimizing Write Termination"

[P10S] Mufeng Chen, *Purdue University*, "Analog Multilevel eDRAM-RRAM CIM for Zeroth-Order Fine-tuning of LLMs"

[P11S] Pufan Xu, Tsinghua University, "A Precision-Adaptive ECC Strategy with Computing Fusion Decoding for Near/In-Memory Computing"

[P12] Koji Sakui, Unisantis, "Dynamic Flash Memory Operation Experimentally Validated with 65nm SOI Technology"

[P13S] Djihad Nacereddine Bouakaz, KU Leuven, "1kb IGZO TFT based Static Random Access Memory for IoT applications"

[P14] John Hoang, Lam Research Corporation, "Enabling Merged 3D NAND Memory Hole and Interlayer Dielectric (ILD) Contact Etches with Deposition and Etch Co-Optimization (DECO)"

[P15] Joshua Collins, Lam Research Corporation, "Deposition of ALD-Molybdenum for Flash Memory Wordline Metallization"

Monday May 19 th		Tuesday May 20 th		Wed	Wednesday May 21st	
		Ses sion #4 8:30AM - 10:10AM In-Memory Computin		Ses sion #7 8:30AM - 10:10AM NAND III		
08:30AM	Haitao Liu, Opening Remarks	Chairs:	First name Last name, Affiliation	Chai		
00.30AW	Haitao Liu, Opennig Kemarks	Cilali S.	First name Last name, Affiliation	Cilai	First name Last name, Affiliation	
	1 8:50AM - 10:20AM Keynotes	8:30AM	[4.1] Steven Lemke, SST, "Reliability and Accuracy of a Qualified Split-Gate Flash In-Memory Compute	8:30		
Chairs:	Haitao Liu, Micron		Technology" Invited		VNAND Flash Memory"	
	Sangbum Kim, Seoul National Univ.	8:55AM	[4.25] Hechen Ji, Beijing University of Posts and Telecommunications, "High-parallel In-memory Data	8:55 <i>A</i>		
8:50AM	[1.1] Krishnan Subramanian, Micron, "NAND Flash		Sorting based on 40 nm Analog RRAM Chip"		Flash Memory"	
	Innovation in the Al Era" Invited	9:20AM	[4.3S] Eknath Sarkar, Georgia Institute of Technology,	9:20	•	
9:20AM	[1.2] Su Jin Ahn, Samsung, "Future Technology	9.20AIVI		9.20	-	
	Outlook on DRAM/Flash Memories for More Moore		"Analog In-Memory-Compute with Multi-bit Silicon Ferro		V-NAND Flash Structure with Dual Trap Layer for Future	
	and More Than Moore" Invited		FinFET Array for Improved Energy and Area Efficiency"		Generations of Multi-Bit Device"	
9:50AM	[1.3] Dmitri Strukov, UCSB, "Controlling ReRAM's	9:45AM	[4.4] Sidney Tsai, IBM, "Analog Al Accelerators for	9:45		
	Switching Characteristics with Shadow Memory for		Transformer-based Language Models: Hardware,		Conformal MoS2 on High-Aspect-Ratio Structures up to	
	Continual Learning" Invited		Workload, and Power Performance" Invited		40:1 and Exploration of Manufacturability in a 300mm Fab	
10:20AM	Break	10:10AM	Break		for 3D NAND applications"	
10.20AW	Dieak			10:10	OAM Break	
			<u> 10:40AM – 12:20PM NAND II</u>			
Session #	2 10:50AM – 12:05PM DRAM	Chairs:	First name Last name, Affiliation	Sess	ion #8_10:40AM - 12:15PM Ferro	
Chairs:	First name Last name, Affiliation		First name Last name, Affiliation	Chai		
	First name Last name, Affiliation	10:40AM	[5.1] Kana Kudo, Kioxia, "Energy-Efficient In-Memory	I I Onan	Jun Okuno, Sony	
	,		Computing using 3D Flash Memory with Sequential Multi-	10:40		
10:50AM	[2 4] Dejauka Mataubaya ahi imaa Assurata off		Block Activation and Current Control Cell (CC cell)"	10.40		
10.50AW	[2.1] Daisuke Matsubayashi, imec, Accurate off-	11:05AM	[5.2] Junyoung Lee, Samsung Electronics,		Destructive Readout of FeRAM by Low-Voltage Transient	
	current evaluation by parasitic capacitance extraction		"Development of Innovative Self-Aligned SSL Mold		Current"	
	in capacitor-less DRAM cells"		(SASM) Scheme with Remarkable Reduction of Chip	11:05	• • • • • • • •	
11:15AM	[2.2S] Po-Kai Hsu, Georgia Institute of Technology,		Size"		Study of Channel Materials for Ferroelectric NAND	
	"Monolithic 3D Stackable DRAM Design with BEOL-	44.00414			Applications"	
	Compatible Oxide Channel Access Transistor"	11:30AM	[5.3] Teng-Hao Yeh, Macronix International (MXIC), "A	11:30	DAM [8.3] Asif Khan, Georgia Tech, "(Tentative) Ferroelectric	
11:40AM	[2.3] Onur Mutlu, ETH Zurich, "Memory-Centric		Novel 3D Stacked Vertical-Channel High-Voltage		Field-effect Transistor Technology" Invited	
	Computing: Solving Computing's Memory Problem"		Peripheral Transistor for Largely Scaled the WL Driver		5 7	
	Invited		Circuit of 1000-layer 3D NAND Flash"	11:55	5AM Haitao Liu, Closing Remarks	
12:05PM	Lunch (Provided) / Committee Luncheon	11:55AM	[5.4] Albert Chen, Sandisk Technologies, Inc., "On the	12:05		
12.031 101	Editor (Fronted) / Committee Editoreon		Challenges of Open-Block Reads in 3D NAND"			
		12:20PM	Lunch (Provided)			
Session #	3 2:05PM – 3:45PM NAND I	Session #	6 2:15PM - 3:55PM Emerging Memory			
Chairs:	First name Last name, Affiliation	Chairs:	First name Last name, Affiliation		Premium Sponsor	
Chairs.	First name Last name. Affiliation	Chairs.	First name Last name, Affiliation		- · · · · · · · · · · · · · · · · · · ·	
	I ii st Hame Last Hame, Animation	2:15PM			APPLIED MATERIALS	
0.05014	FO 41 Himsels Marshare Wissis Comment for #Ossessed	2: 15PW	[6.1] John Sung, MXIC, "Enhancing 3D XPT/SOM		make possible	
2:05PM	[3.1] Hiroshi Maejima, Kioxia Corporation, "Crossed		Reliability: Strategies for Mitigating Spike Current and			
	Bit Line Architecture (CBL) in 3D Flash memory	0.40514	Improving Read Endurance" Invited			
	CMOS Directly Bonded to Array (CBA) Structure"	2:40PM	[6.2S] Song-hyeon Kuk, KA/ST, "Proposal of Block		Platinum Sponsor	
2:30PM	[3.2] Chanyang Park, Samsung Electronics, "First		Erase and Verify Schemes for Ferroelectric NAND:			
	Demonstration of Threshold Voltage Modeling in		Overcoming Critical Challenges from Threshold Voltage		exm t	
	Multi-Hole V-NAND Flash Architecture with		Polarity"			
	Noncircular Channel Hole Profiles"	3:05PM	[6.3] Thi Van Anh Nguyen, Tohoku Univ., "Low write			
2:55PM	[3.3] Sana Rachidi, Imec, "Hole-Side Airgap		power and Field-free sub-ns write speed SOT-MRAM cell			
	Integration as Enabler for 3D NAND Flash Z-Pitch		with Design Technology of Canted SOT structure and		Gold Sponsors	
	Scaling"		Magnetic Anisotropy for NVM"		\(\lambda \)\(\lambda \)\(\lambda \)	
3:20PM	[3.4] Masaaki Higuchi, Micron, "Modeling of the	3:30PM	[6.4] Syed M. Alam, Everspin, "STT-MRAM Antifuse		KIOXIA Lam SAMSUNG WYMTC	
	impact of elliptical shapes on main Read Window		Macro for Memory, SoC, and FPGA Chips" Invited		halfes dans die Verlieb seld	
	Budget mechanisms in 3D NAND"	3:55PM	Break			
	<u> </u>				Silver Sponsors	
		Panel Dis	cussion 4:20 PM - 5:50 PM		O11101 Op0113013	
Reception		Topic:	"Memories for AI (tentative)"		RAMXEED KITSX PSMC TEL	
Sponsored	by Applied Materials		r: Jian Chen, Micron		GUBIN, TAM SAUTONS	
			s: Dr. First name Last name, Affiliation			
Poster Se	ssion 6:00PM - 8:30PM	Faireilist	5. Di. i ii St iidille Last Iidille, Alliiidii011		apmemory micron. Synopsys SCREEN MALE	
	st name Last name, Applied Materials	Banquet	7:00PM - 9:00PM		Determinance Co., Lim.	
				1 1		