|
 |
|
|
Officers
- 2012 |
|
|
|
|
|
BRUCE
DOYLE - Chair,
IEEE Senior Member |
 |
Bruce Doyle
(M’84-SM'12) received the BSEE degree from Carleton University, Ottawa, Canada
in 1984. Since 1984, he has been involved in the design of memories,
graphics processors, analog circuits, mixed-signal IC’s,
high-performance microprocessors, and leading edge IO technologies. From
2002 to 2006, he worked for Hewlett-Packard / Intel in Fort Collins, CO,
on the Itanium family of high-performance microprocessors as a physical
designer in high-speed I/Os, clocking, and thermal systems. Currently,
he is a Fellow at Advanced Micro Devices in
the Mile High Design Center, Fort Collins, CO, where he is focused on
developing next generation I/O technology focused on lower power I/Os
and optical interconnect systems. His expertise includes I/O design,
high-speed circuit design, analog circuit design, and mixed-signal
verification. |
|
He holds 12 US
patents and has published 8 technical papers. He currently
serves as Chair of the Fort Collins IEEE Solid-State Circuits Society
technical chapter and as a technical reviewer of IEEE journals such as
the Journal of Solid-State Circuits. |
|
|
ALVIN LOKE
- Vice Chair / Webmaster,
IEEE Senior Member
|
 |
Alvin Loke
(S'89-M'99-SM'04) received the BASc (Eng. Physics) degree with highest
honors from the University of British Columbia in 1992, and the MSEE and PhDEE degrees from
Stanford University in 1994 and
1999 respectively. He was recipient of the UBC Chancellor Entrance
and Canadian NSERC 1967
Graduate Scholarships. While at Stanford, his research focused on copper
interconnects with low-K polymer dielectric. He has interned at Texas
Instruments, Motorola, and at Sumitomo
Electric Industries. From 1998 to 2001, he worked on CMOS technology
integration at HP Labs,
Palo Alto, CA and then at Chartered Semiconductor Manufacturing, Singapore
as an Agilent assignee. In 2001, he transferred to Fort Collins, CO,
where he designed CMOS phase-locked
loop circuits for low-jitter embedded SerDes I/O and ASIC core clocking. |
|
In 2006, he joined Advanced Micro Devices where he is currently a
Principal Member of Technical Staff designing high-speed links and
addressing analog/mixed-signal concerns for next generation CMOS. Dr. Loke
has authored 38 publications and holds 12 US patents. He presently serves on the CICC technical program
committee, SSCS Chapters committee, and ECE Department Industrial Advisory Board at
Colorado State University. He is presently the SSCS Webinar Taskforce
Chair, a Guest Editor for the IEEE
Journal of Solid-State Circuits, and a SSCS Distinguished Lecturer. |
|
|
BOB
BARNES - Treasurer,
IEEE Senior Member |
 |
Bob Barnes (S'77-M'81-SM'05) received his BSEE degree (summa cum laude)
from Washington State University, Pullman, WA, in 1980, and the MSEE
degree from Stanford University, Stanford, CA, in 1987. Prior to his
undergraduate studies, he served in the United States Air Force as an
Electronics Technician repairing and maintaining ground-based navigation
transmitters. He joined Hewlett-Packard's Disk Memory Division, Boise,
ID, in 1980 where he worked on disk drive head/servo characterization,
and advanced read channel designs. In 1996, he joined Hewlett-Packard's
(now Avago Technologies') integrated circuits design center in Fort
Collins, CO where he is currently a Design Engineer developing 40nm and
28nm CMOS mixed-signal phase-locked loop and CDR architectures and
circuits for low-jitter embedded SerDes I/O applications. He holds
eight US patents in areas of disk drive and IC design, and has authored
two papers. |
|
|
STEVE
MARTIN -
Secretary,
IEEE Member |
 |
Steve Martin (S’99-M’05) received a BSEE with highest honors from the University of
Florida, Gainesville, FL, in 1999 and MSEE and PhDEE from the
University of Michigan, Ann Arbor, MI, in 2002 and 2005, respectively.
He is a recipient of a NSF Graduate Research
Fellowship. His research focused on CMOS-integrated chemical sensors
for trace environmental detection and low-power, low-noise analog and
digital circuits. Dr. Martin has held positions at Accuri Instruments
where he developed a low-noise analog front end for a novel flow
cytometer, at Sonetics Ultrasound where he designed analog integrated
electronics for a CMUT array, and at Intel Corp. where he designed a
6Gb/s line driver in 65nm CMOS. He is currently with Avago
Technologies, Fort Collins, CO, where he is a research scientist
developing acoustic technologies. Dr. Martin has over a dozen technical
publications, has served as a reviewer for several SBIR programs, and
has co-authored a book chapter on CMOS-integrated chemical sensors.
|
|
|
SCOTT EVANS -
Educational Activities,
IEEE Member |
 |
Scott Evans (M’09)
received his BSEE from the University of Iowa and his MBA from Colorado
State University. He has had a broad career in technology and
management, with over 20 years of P/L responsibility. He has owned and
operated a computer peripheral manufacturing company, a shrink-wrap
software company, and a successful technical marketing consulting
practice. He has also done extensive work in the merger and acquisition
businesses a sell-side advisor and broker in mid-market technology
transactions. At present, Mr. Evans is with Arrow Electronics as a Field
Applications Engineer. He designs mixed-signal embedded designs using
the Cypress PSoC. His interests include RTOS technology, quality
software development, mixed-signal design (including especially
DS
modulators) and advanced mathematics.
|
|
He has made one patent
application (later withdrawn for strategic reasons) based on his design
of a third-generation current-feedback op amp topology which he
developed at Comlinear Corporation (now TI). Mr. Evans is a member of
Eta Kappa Nu. |
|
|
Officers for Past Years
|
|
|
|
